Hardware and Software: Verification and Testing

8th International Haifa Verification Conference, HVC 2012, Haifa, Israel, November 6-8, 2012. Revised Selected Papers

Editors:

ISBN: 978-3-642-39610-6 (Print) 978-3-642-39611-3 (Online)

Table of contents (28 chapters)

previous Page of 2
  1. Front Matter

    Pages -

  2. No Access

    Book Chapter

    Pages 1-1

    On Behavioral Programming

  3. No Access

    Book Chapter

    Pages 2-2

    Verifying Real-Time Software Is Not Reasonable (Today)

  4. No Access

    Book Chapter

    Pages 3-3

    SMT in Verification, Modeling, and Testing at Microsoft

  5. No Access

    Book Chapter

    Pages 4-4

    Reducing Costs While Increasing Quality

  6. No Access

    Book Chapter

    Pages 5-5

    Special Session on Security Verification

  7. No Access

    Book Chapter

    Pages 6-6

    Circuit Primitives for Monitoring Information Flow and Enabling Redundancy

  8. No Access

    Book Chapter

    Pages 7-7

    Formal Analysis of Security Data Paths in RTL Design

  9. No Access

    Book Chapter

    Pages 8-23

    Precise Detection of Atomicity Violations

  10. No Access

    Book Chapter

    Pages 24-39

    Proving Mutual Termination of Programs

  11. No Access

    Book Chapter

    Pages 40-55

    Knowledge Based Transactional Behavior

  12. No Access

    Book Chapter

    Pages 56-71

    Repair with On-The-Fly Program Analysis

  13. No Access

    Book Chapter

    Pages 72-85

    Computing Interpolants without Proofs

  14. No Access

    Book Chapter

    Pages 86-101

    MaxSAT-Based MCS Enumeration

  15. No Access

    Book Chapter

    Pages 102-117

    Automated Reencoding of Boolean Formulas

  16. No Access

    Book Chapter

    Pages 118-131

    Leveraging Accelerated Simulation for Floating-Point Regression

  17. No Access

    Book Chapter

    Pages 132-147

    Coverage-Based Trace Signal Selection for Fault Localisation in Post-silicon Validation

  18. No Access

    Book Chapter

    Pages 148-161

    A Novel Approach for Implementing Microarchitectural Verification Plans in Processor Designs

  19. No Access

    Book Chapter

    Pages 162-177

    Statistical Model Checking for Safety Critical Hybrid Systems: An Empirical Evaluation

  20. No Access

    Book Chapter

    Pages 178-192

    A New Test-Generation Methodology for System-Level Verification of Production Processes

  21. No Access

    Book Chapter

    Pages 193-208

    Defining and Model Checking Abstractions of Complex Railway Models Using CSP||B

previous Page of 2