1996

Logic Synthesis and Verification Algorithms

Authors:

ISBN: 978-0-387-31004-6 (Print) 978-0-387-31005-3 (Online)

Table of contents (13 chapters)

  1. Introduction

    1. Front Matter

      Pages 1-4

    2. No Access

      Book Chapter

      Pages 5-45

      Introduction

    3. No Access

      Book Chapter

      Pages 47-72

      A Quick Tour of Logic Synthesis with the Help of a Simple Example

  2. Two Level Logic Synthesis

    1. Front Matter

      Pages 73-75

    2. No Access

      Book Chapter

      Pages 77-126

      Boolean Algebras

    3. No Access

      Book Chapter

      Pages 127-183

      Synthesis of Two-Level Circuits

    4. No Access

      Book Chapter

      Pages 185-218

      Heuristic Minimization of Two-Level Circuits

    5. No Access

      Book Chapter

      Pages 219-250

      Binary Decision Diagrams (BDDs)

  3. Models of Sequential Systems

    1. Front Matter

      Pages 251-254

    2. No Access

      Book Chapter

      Pages 255-324

      Models of Sequential Systems

    3. No Access

      Book Chapter

      Pages 325-368

      Synthesis and Verification of Finite State Machines

    4. No Access

      Book Chapter

      Pages 369-403

      Finite Automata

  4. Multilevel Logic Synthesis

    1. Front Matter

      Pages 405-408

    2. No Access

      Book Chapter

      Pages 409-453

      Multi-Level Logic Synthesis

    3. No Access

      Book Chapter

      Pages 455-474

      Multi-Level Minimization

    4. No Access

      Book Chapter

      Pages 475-503

      Automatic Test Generation for Combinational Circuits

    5. No Access

      Book Chapter

      Pages 505-521

      Technology Mapping