Journal of VLSI signal processing systems for signal, image and video technology

, Volume 26, Issue 3, pp 369-381

First online:

A Hardware Architecture for the LZW Compression and Decompression Algorithms Based on Parallel Dictionaries

  • Ming-Bo LinAffiliated withDepartment of Electronic Engineering, National Taiwan University of Science and Technology

Rent the article at a discount

Rent now

* Final gross prices may vary according to local VAT.

Get Access


In this paper, a parallel dictionary based LZW algorithm called PDLZW algorithm and its hardware architecture for compression and decompression processors are proposed. In this architecture, instead of using a unique fixed-word-width dictionary a hierarchical variable-word-width dictionary set containing several dictionaries of small address space and increasing word widths is used for both compression and decompression algorithms. The results show that the new architecture not only can be easily implemented in VLSI technology because of its high regularity but also has faster compression and decompression rate since it no longer needs to search the dictionary recursively as the conventional implementations do.

lossless data compression lossless data decompression lossy data compression lossy data decompression LZW algorithm parallel dictionary and PDLZW algorithm