Journal of VLSI signal processing systems for signal, image and video technology

, Volume 26, Issue 3, pp 369–381

A Hardware Architecture for the LZW Compression and Decompression Algorithms Based on Parallel Dictionaries

  • Ming-Bo Lin

DOI: 10.1023/A:1026559601791

Cite this article as:
Lin, MB. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology (2000) 26: 369. doi:10.1023/A:1026559601791


In this paper, a parallel dictionary based LZW algorithm called PDLZW algorithm and its hardware architecture for compression and decompression processors are proposed. In this architecture, instead of using a unique fixed-word-width dictionary a hierarchical variable-word-width dictionary set containing several dictionaries of small address space and increasing word widths is used for both compression and decompression algorithms. The results show that the new architecture not only can be easily implemented in VLSI technology because of its high regularity but also has faster compression and decompression rate since it no longer needs to search the dictionary recursively as the conventional implementations do.

lossless data compressionlossless data decompressionlossy data compressionlossy data decompressionLZW algorithmparallel dictionaryand PDLZW algorithm

Copyright information

© Kluwer Academic Publishers 2000

Authors and Affiliations

  • Ming-Bo Lin
    • 1
  1. 1.Department of Electronic EngineeringNational Taiwan University of Science and TechnologyTaipeiTaiwan