J. Aerts and E.J. Marinissen, “Scan Chain Design for Test Time Reduction in Core-Based ICs, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 448–457.
K.P. Belkhale and P. Banerjee, “Approximate Algorithms for the Partitionable IndependentTask Scheduling Problem, ” in Proceedings of the International Conference onParallel Processing, 1990, pp. 72–75.
J. Blazewicz, M.Y. Kovalyov, M. Machowiak, D. Trystram, and J. Weglarz, “Scheduling Malleable Tasks on Parallel Processors to Minimize the Makespan, ” in Proc. of ECCO XIV, May 2001.
K. Chakrabarty, “Design of System-on-a-Chip Test Access Architectures Under Place-and-Route and Power Constraints, ” in Proc. ACM/IEEE Design Automation Conf. (DAC), June 2000, pp. 432–437.
K. Chakrabarty, “Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming, ” IEEE Trans. on CAD
, vol. 19, no. 10, pp. 1163–1174, Oct. 2000.Google Scholar
K. Chakrabarty, “Optimal Test Access Architectures for Systemon-a-Chip, ” ACM Trans. Design Automation of Electronic Systems, Jan. 2001.
R. Chandramouli and S. Pateras, “Testing Systems on a Chip, ” IEEE Spectrum, pp. 42–47, Nov. 1996.
R.M. Chou, K.K. Saluja, and V.D. Agrawal, “Scheduling Tests for VLSI Systems Under Power Constraints, ” IEEE Trans. VLSI Systems
, vol. 5, no. 2, pp. 175–185, 1997.Google Scholar
M.R. Garey and D.S. Johnson, Computers and Intractability
, New York: W. H. Freeman, 1979.Google Scholar
M. Garg, A. Basu, T.C. Wilson, D.K. Banerji, and J.C. Majithia, “A New Test Scheduling Algorithm for VLSI Systems, ” in Proc. of the Symp. on VLSI Design, Nov. 1999, pp. 148–153.
I. Ghosh, N.K. Jha, and S. Dey, “Low Overhead Design forTestability and Test Generation Technique for Core-Based Systemson-a-Chip, ” IEEE Trans. on CAD
, vol. 18, no. 11, p. 1661, Nov. 1999.Google Scholar
R. Graham, “Bounds on Multiprocessor Timing Anomalies, ” SIAM Journal on Appl. Math
, vol. 17, pp. 263–269, 1969.Google Scholar
D. Hochbaum, Approximation Algorithms for NP-Hard Problems, PWS Publishing, 1996.
Y. Huang, W.T. Cheng, C.C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S.M. Reddy, “Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SOC Design, ” in Proc. Asian Test Symposium (ATS), Nov. 2001, p. 5A.3.
IEEE P1500 Web Site, http://grouper.ieee.org/groups/1500/.
V. Immaneni and S. Raman, “Direct Access Test Scheme-Design of Block and Core Cells for Embedded ASICs, ” in Proc. IEEE Intl. Test Conf. (ITC), Sept. 1990, pp. 488–492.
V. Iyengar and K. Chakrabarty, “Precedence-Based, Preemptive, and Power-Constrained Test Scheduling for System-on-a-Chip, ” in Proceedings IEEE VLSI Test Symposium (VTS), Marina del Rey, CA, IEEE Computer Society Press, May 2001, pp. 368–374.
V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “Test Wrapper and Test Access Mechanism Co-Optimization for System-on-a-Chip, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2001, pp. 1023–1032.
V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization, ” in Proc. IEEE VLSI Test Symposium (VTS), 2002.
R. Kapur, M. Lousberg, T. Taylor, B. Keller, P. Reuter, and D. Kay, “CTL, the Language for Describing Core-based Test, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2001, pp. 131–139.
M. Keating and P. Bricaud, Reuse Methodology Manual For System-on-Chip Designs, Kluwer Academic Publishers, 1998.
S. Koranne, “On Test Scheduling for Core-Based SOCs, ” in Proc. of VLSI Design/ASP-DAC 2002, Jan. 2002, pp. 505–510.
S. Koranne and V.S. Choudhary, “Formulating SOC Test Scheduling as a Network Transportation Problem, ” in Proc. Design, Automation, and Test in Europe (DATE), March 2002.
E. Larsson and Z. Peng, “An Integrated System-on-Chip Test Framework, ” in Proc. Design, Automation, and Test in Europe (DATE), March 2001, pp. 138–144.
J.K. Lenstra, D.B. Shmoys, and E. Tardos, “Approximation Algorithms for Scheduling Unrelated Parallel Machines, ” in Proc. 28th Annual IEEE Symposium on Foundations of Computer Science (FOCS), 1987, pp. 217–224.
E.J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, “A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 284–293.
E.J. Marinissen, S.K. Goel, and M. Lousberg, “Wrapper Design for Embedded Core Test, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2000, pp. 911–920.
E.J. Marinissen, R. Kapur, and Y. Zorian, “On Using IEEE P1500 SECT for Test Plug-n-Play, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2000, pp. 770–777.
E.J. Marinissen, K. Kuiper, and C. Wouters, “Test Protocol Expansion in Hierarchical Macro Testing, ” in Proc. IEEE European Test Conf. (ETC), April 1993, pp. 28–36.
E.J. Marinissen and M. Lousberg, “The Role of Test Protocols in Testing Embedded-Core-Based System ICs, ” in Proc. IEEE European Test Workshop (ETW), May 1999, pp. 70–75.
V. Muresan et al., “A Comparison of Classical Scheduling Approaches in Power-Constrained Block-Test Scheduling, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2000, pp. 882–891.
S. Ravi, G. Lakshminarayana, and N.K. Jha, “Testing of Core-Based Systems-on-a-Chip, ” IEEE Trans. on CAD
, vol. 20, no. 3, pp. 426–439, March 2001.Google Scholar
P. Rosinger, B. Al-Hashimi, and N. Nicolici, “Power Constrained Test Scheduling Using Power Profile Manipulation, ” in Proc. Intl. Symposium on Circuits and Systems (ISCS), May 2001, pp. 251–254.
A. Schrijver, Theory of Linear and Integer Programming, John Wiley & Sons, 1986.
M. Sugihara, H. Date, and H. Yasuura, “A Novel Test Methodology for Core-Based System LSIs and a Testing Time Minimization Problem, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 465–472.
P. Varma and S. Bhatia, “A Structured Test Re-Use Methodology for Core-Based System Chips, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 294–302.
Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices, ” in Proc. IEEE VLSI Test Symposium (VTS), April 1993, pp. 6–11.
Y. Zorian, “Test Requirements for Embedded Core-Based Systems and IEEE P1500, ” in Proc. IEEE Intl. Test Conf. (ITC), Nov. 1997, pp. 191–199.
Y. Zorian, E.J. Marinissen, and S. Dey, “Testing Embedded-Core Based System Chips”, in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 130–143.