Abstract
A technique for implementing a Content Addressable Memory (CAM) on an FPGA is described. The CAM is highly parameterizable, allowing varying word widths, memory depths and operations to be implemented depending upon the requirements of the target application. The application of the CAM is then demonstrated by using it in the core of a network firewall application, where it is used in a pipeline IP packet detection algorithm. The firewall application is particularly useful in demonstrating the application potential of the CAM as the packet detection algorithm can be dynamically reconfigured to react to different criteria simply by altering the contents of the CAM. The result is a complete system on a chip.
Similar content being viewed by others
References
Brown, J. S. and R. R. Burton. Diagnostic Models for Procedural Bugs in Basic Mathematical Skills. Cognitive Science, 2(2):155-192, 1978.
A. W. Roscoe and C. A. R. Hoare. Laws of occam programming. Journal of Theoretical Computer Science, 60:166-229, 1988.
K. J. Schultz and P. G. Gulak. Architectures for large-capacity CAMs. Integration, the VLSI Journal, 18:151-171, 1995.
B. Parhami. Architectural tradeoffs in the design of VLSI-based associative memories. Journal of Microprocessing and Microprogramming, 38:27-41, 1993.
D. Tavangarian. Flag-Oriented Parallel Associative Architectures and Applications. IEEE Proceedings, 5, 136:357-365, 1989.
Embedded Solutions Ltd. Handel-C Reference Manual.
D. May and C. Keane. Compiling occam into silicon Prentice Hall and Inmos, Communicating Process Architecture, 1988.
C. A. R. Hoare, Communicating Sequential Processes. Prentice-Hall, International Series in Computer Science, 1985.
C. A. R. Hoare, Communicating Sequential Processes. Communications of the ACM, 21, 8:666-677, 1978.
J. P. Bowen and H. Jifeng. Programs to Hardware. Tutorial Material, Formal Methods Europe '93, Industrial-Strength Formal Methods, 437-450, 1993.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
McEwan, A.A., Saul, J. A High Speed Reconfigurable Firewall Based On Parameterizable FPGA-based Content Addressable Memories. The Journal of Supercomputing 19, 93–103 (2001). https://doi.org/10.1023/A:1011140512041
Issue Date:
DOI: https://doi.org/10.1023/A:1011140512041