1.

L.C. Godara, “Application of antenna arrays to mobile communications, Part II: Beam-forming and direction-of-arrival considerations,”

*Proc. of the IEEE*, Vol. 85, No.8, pp. 1195–1245, 1997.

CrossRefGoogle Scholar2.

T.J. Shephard and J.G. McWhirter, “Systolic adaptive beamforming,” chap. 5, *Array Processing*, S. Haykin, J. Litva, and T.J. Shephard (Eds.), Springer-Verlag, ISBN 3-540-55224, 1993, pp. 153–243.

3.

C.M. Rader, “VLSI systolic arrays for adaptive nulling,”

*IEEE Signal Processing Magazine*, Vol. 13, No.4, 1996, pp. 29–49.

CrossRefGoogle Scholar4.

C.M. Rader, “MUSE: A systolic array for adaptive nulling with 64 degrees of freedom using givens transformations and wafer scale integration,” *Proc. of the Int. Conf. of Application Specific Array Processors*, pp. 277–291, 1992.

5.

Kalouptsidis and Theodoridis,

*Adaptive System Identification and Signal Processing Algorithms*, Englewood Cliffs, NJ: Prentice Hall, 1993.

MATHGoogle Scholar6.

S. Haykin,

*Adaptive Filter Theory*, Englewood Cliffs, NJ: Prentice Hall, 1986.

Google Scholar7.

J.M. Cioffi and T. Kailath, “Fast recursive-least-square, transversal filters for adaptive filtering,”

*IEEE Trans. Acoustics, Speech, Signal Processing*, Vol. ASSP-32, No.2, pp. 998–1005, 1984.

Google Scholar8.

R.L. Walke, “High sample rate givens rotations for recursive least squares,” Ph.D. Thesis, University of Warwick, 1997.

9.

W. Givens, “Computation of plane unitary rotations transforming a general matrix to triangular form,” *J. Soc. Ind. Appl. Math*, Vol. 6, pp. 26–50.

10.

W.M. Gentleman and H.T. Kung, “Matrix triangularisation by systolic array,” *Proc. SPIE (Real-Time Signal Processing IV)*, pp. 329–369, 1973.

11.

J.G. McWhirter, “Recursive least squares minimisation using systolic array,”

*Proc. SPIE (Real-Time Signal Processing IV)*, Vol. 431, pp. 105–112, 1983.

Google Scholar12.

S.F. Hsieh, K.J.R. Liu, and K. Yao, “Aunified approach for QRD-based recursive least-squares estimation without square roots,”

*IEEE Trans. On Signal Processing*, Vol. 41, No.3, pp. 1405–1409, 1993.

CrossRefMATHGoogle Scholar13.

R. Döhler, “Squared given's rotations,”

*IMA J. of Numerical Analysis*, Vol. II, pp. 1–5, 1991.

CrossRefGoogle Scholar14.

J.G. McWhirter, R.L.Walke, and J. Kadlec, “Normalised givens rotations for recursive least squares processing,”

*VLSI Signal Processing*,

*VIII*, ISBN 0-7803-2612-1, pp. 323–332, 1995.

CrossRefGoogle Scholar15.

G. Lightbody, R. Walke, R. Woods, and J. McCanny, “Rapid design of a single chip adaptive beamformer,” *IEEE Proc. on Signal Processing Systems*, pp. 285–294, 1998.

16.

S.Y. Kung,

*VLSI Array Processors*, Englewood Cliffs, New Jersey: Prentice Hall, 1988.

Google Scholar17.

A.S. Coffey, M. Johnson, and R. Jones, “Nonlinear dynamical systems analyser,” *Proc. SPIE 2296*, pp. 687–699, 1996.

18.

J.V. McCanny, D. Ridge, Y. Hu, and J. Hunter, “Hierarchical VHDL libraries for DSP ASIC design,”

*ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing*, proceedings, 1997, Vol. 1, pp. 675–678.

Google Scholar19.

D.W. Trainor “An architectural synthesis tool for VLSI signal processing chips,” Ph.D. Thesis, Queen's University of Belfast, 1995.

20.

D.W. Trainor, R.F. Woods, and J.V. McCanny, “Architectural synthesis of digital signal processing algorithms using 'IRIS',”

*Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology*, Vol. 16, No.1, pp. 41–55, 1997.

CrossRefGoogle Scholar21.

J. Litva and T.K. Lo, *Digital Beamforming in Wireless Communications*, Artech House Publishers, 1996.

22.

X. Messtre, M. Nájar, and M. Lagunas, “Two-stage code reference beamformer in mobile communication,”

*ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing*, proceedings, Vol. 6, pp. 3309–3312, 1998.

Google Scholar23.

T.J. Shephard and J.G. McWhirter, “Systolic adaptive beamforming,” chap. 5, *Array Processing*, S. Haykin, J. Litva, and T.J. Shephard (Eds.), Springer-Verlag, ISBN 3-540-55224, 1993, pp. 153–243.

24.

A. Wenzler and E. Lueder, “New structures for complex multipliers and their noise analysis,”

*Proc. IEEE International Symposium on Circuits and Systems*, Vol. 2, pp. 1432–1435, 1995.

CrossRefGoogle Scholar25.

M. Renfors and Y. Neuvo, “The maximum sample rate of digital filters under hardware speed constraints,”

*IEEE Transactions on Circuits and Systems*, Vol. CAS-28, No.3, pp. 196–202, 1981.

MathSciNetCrossRefGoogle Scholar26.

R. Woods, “High performance VLSI architectures for recursive filtering,” Ph.D. Thesis, Queen's University of Belfast, 1990.