An Algorithm Adapted Autonomous Controlling Concept for a Parallel Single-Chip Digital Signal Processor
Rent the article at a discountRent now
* Final gross prices may vary according to local VAT.Get Access
Recent sub-μ semiconductor technology supports the monolithic integration of multiprocessor systems. High wiring density and short on-chip memory access cycles motivate novel architecture concepts, outperforming conventional parallel systems. An efficient controlling strategy is a key to gain high performance from limited silicon resources. In this paper, a controlling concept for a monolithic Autonomous Single-Instruction/Multiple Data (ASIMD) processor is presented, which combines the high parallelism of an SIMD approach with the flexibility of standard DSP architectures. To demonstrate the performance gains of the concept, a digital video signal processor, the HiPAR-DSP has been implemented. It consists of an array of 4 or 16 datapaths, local memories for each datapath, a shared memory with concurrent data access in shape of a matrix and a central RISC controller. A three stage execution autonomy has been implemented, consisting of conditional instructions, conditional skip of instructions by the data paths and global evaluation of local conditions by the central controller. This allows efficient execution of data dependent medium- and high-level algorithms with very low controlling overhead. A performance of up to two arithmetic gigaoperations per second is achieved for algorithms with irregular data flow or control flow for the 100 MHz clocked processor with 16 data paths.
- S.C. Purcell and D. Galbi, “C-cube MPEG video processor,” SPIE Image Processing and Interchange, Vol. 1659, 1992.
- T. Akari et al., “Video DSP architecture for MPEG2 codec,” Proc. ICASSP'94, Vol. 2, IEEE Press, pp. 417-420, 1994.
- P. Pirsch, N. Demassieux, and W. Gehrke, “VLSI architectures for video compression-A survey,” Proc. IEEE, Vol. 83, No. 2, pp. 220-246, Feb. 1995. CrossRef
- J. Schönfeld and P. Pirsch, “Compact hardware realization for hough based extraction of line segments in image sequences for vehicle guidance,” Proc. ICASSP93, pp. I-397-I-401, 1993.
- M.J. Flynn, “Very high-speed computing systems,” Proc. IEEE, Vol. 54, No.12, pp. 1901-1909, Dec. 1966.
- T. Blank and J.R. Nickolls, “A grimm collection of MIMD fairy tales,” 1992 IEEE 4th Symposiam on the Frontiers of Massively Parallel Computations, (Ed.) H.J. Siegel, IEEE Computer Society Press, pp. 448-456, Oct. 1992.
- J.C. Kalb, “Programmability with flexibility: Autonomous single instruction multiple data systems,” MasPar Computer Corporation, Sunnyvale, CA, 1991.
- K. Rönner, Eine für bildverarbeitungsverfahren optimierte hochparallele VLSI architektur. Ph.D. Thesis, Institut für Theoretische Nachrichtentechnik und Informationsverarbeitung, Universität Hannover, 1995.
- H. Volkers, Ein beitrag zu speicherarchitekturen programmierbarer multiprozessoren der bildverarbeitung, Ph.D. Thesis, Institut für Theoretische Nachrichtentechnik und Informationsverarbeitung, Universität Hannover, 1992.
- J. Kneip, K. Rönner, and P. Pirsch, “Single-chip highly parallel architecture for image processing applications,” Proc. VCIP 1994, pp. 1753-1764, 1994.
- J. Kneip, J.P. Wittenburg, K. Rönner, and P. Pirsch, “An algorithm adapted autonomous controlling concept for a parallel single-chip digital signal processor,” Proc. of the 8th Int. Workshop on VLSI Signal Processing, Osaka, 1995, pp. 41-50.
- An Algorithm Adapted Autonomous Controlling Concept for a Parallel Single-Chip Digital Signal Processor
Journal of VLSI signal processing systems for signal, image and video technology
Volume 16, Issue 1 , pp 31-40
- Cover Date
- Print ISSN
- Online ISSN
- Kluwer Academic Publishers
- Additional Links
- Industry Sectors