Abstract
This study examines the practical effectiveness of power strategies for video applications. Based on real implementations of three power strategies using representative platforms and H.264 applications, we analyse platform and application level parameters affecting the operability and efficiency of power strategies. Results show that, in the same conditions, a strategy might offer highly variable results and sometimes increases energy, depending on the characteristics of the platform. Therefore, we report different measurement results which lead to useful guidelines for succesful power management and show the potential benefits of advanced power strategies over currently available approaches for demanding workloads like video applications.
Similar content being viewed by others
References
AMD.: AMD Cool’n’Quiet Technology. http://www.amd.com/us/products/technologies/cool-n-quiet/Pages/cool-n-quiet.aspx (2002)
AMD.: AMD PowerNow! Technology, Nov (2000)
ARM.: Intelligent Energy Manager (IEM) Hardware Control System in the ARM1176JZF-S Development Chip, Nov (2006)
Bansal, N., Kimbrel, T., Pruhs, K.: Speed scaling to manage energy and temperature. J. ACM 54, 3 (2007)
Bansal, N., Chan, H.L., Lam, T.W., Lee, L.K.: Scheduling for speed bounded processors. In: Proceedings of International Colloquium on Automata, Languages and Programming (ICALP), pp. 409–420 (2008)
Benini, L., Bogliolo, A., De Micheli, G.: A survey of design techniques for system-level dynamic power management. IEEE Trans. Very Large Scale Integr. VLSI Syst. 8(3), 299–316 (2000)
Bhatti, K., Belleudy, C., Auguin, M.: An inter-task real time DVFS scheme for multiprocessor embedded systems. In: Proceedings of International Conference on Design and Architectures for Signal and Image Processing (DASIP’10), Edinburgh, Oct (2010)
Bhatti, K., Belleudy, C., Auguin, M.: Hybrid power management in real time embedded systems: an interplay of DVFS and DPM techniques. Real-Time Syst. 47(2), 143–162 (2011)
Bilavarn, S., Belleudy, C., Auguin, M., Dupont, T., Fouilliart, A.: Embedded multicore implementation of a H.264 decoder with power management considerations. In: Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD’08), vol. 50, pp. 124–130. 1 Sep 2008
Broyles, M., Francois, C., Geissler, A., Grout, G., Hollinger, M., Rosedahl, T., Silva, G.J., Vanderwiel, M., Van Heuklon, J., Veale, B.: IBM energyscale for POWER7 processor-based systems. IBM J. Res. Dev. 55(3), 220–232 (2011)
Chan, H.L., Chan, W.T., Lam T.W., Lee, L.K., Mak, K.S., Wong, P.W.H.: Optimizing throughput and energy in online deadline scheduling. ACM Trans. Algorithms 6(1), 10 (2009)
Chéour, R., Bilavarn, S., Abid, M.: Exploitation of EDF scheduling in wireless sensor networks. Int. J. Meas. Technol. Instrum. Eng. 1(2), 14–27 (2011)
Choi, K., Dantu, K., Cheng, W.C., Pedram, M.: Frame-based dynamic voltage and frequency scaling for a MPEG decoder. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD’02), pp. 732–737 (2002)
Gligor, M., Pétrot, F.: Handling dynamic frequency changes in statically scheduled cycle-accurate simulation. In: Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASPDAC’11) (2011)
Greiner, G., Nonner, T., Souza, A.: The bell is ringing in speed-scaled multiprocessor scheduling. In: Proceedings of ACM Symposium on Parallelism in Algorithms and Architectures (SPAA), pp. 11–18 (2010)
Han, X., Lam, T.W., Lee, L.K., Isaac K.K.T, Prudence W.H.W.: Deadline scheduling and power management for speed bounded processors. J. Theor. Comput. Sci. 411, 3587–3600 (2010)
Intel Corporation.: Enhanced Intel SpeedStep technology for the Intel Pentium M processor, Mar (2004)
Intel.: Enhanced Intel SpeedStep technology for the Intel Pentium M processor, Mar (2004)
Intel., Microsoft., Toshiba.: Advanced power management (APM) : BIOS interface specification, revision 1.0, Jan (1992)
Intel., Microsoft.: Advanced configuration and power interface specification, revision 1.0, Dec (1996)
Javaid, H., Shafique, M., Henkel, J., Parameswaran, S.: System-level application-aware dynamic power management in adaptive pipelined MPSoCs for multimedia. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD’11), 2011, San Jose, pp. 616–623 (2011)
Liu, X., Shenoy, P., Corner, M.: Chameleon: application level power management with performance isolation. IEEE Trans. Mob. Comput. 7(8), 995-1010 (2008)
Pétrot, F., Fournel, N., Gerin, P., Gligor, M., Hamayun, M.-M., Shen, H.: On MPSoC software execution at the transaction level. IEEE Des. Test 28, 3 (2011)
Pouwelse, J., Langendoen, K., Lagendijk, I., Sips, H.: Power-aware video decoding. In: 22nd Picture Coding Symposium, Seoul, (2001)
Singh, P., Chinta, V.: Survey report on dynamic power management. In: Survey report of University of Illinois, Chicago (ECE Department), Chicago, (2008)
Yao, F., Demers, A., Shenker. S.: A scheduling model for reduced CPU energy. In: Proceedings of IEEE Symposium on Foundations of Computer Science (FOCS), pp. 374–382 (1995)
Acknowledgements
This work was carried out under the COMCAS project (CA501), a project labelled within the framework of CATRENE, the EUREKA cluster for Application and Technology Research in Europe on NanoElectronics.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Bilavarn, S., Khan, J., Belleudy, C. et al. Effectiveness of power strategies for video applications: a practical study. J Real-Time Image Proc 12, 123–132 (2016). https://doi.org/10.1007/s11554-013-0394-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11554-013-0394-6