Skip to main content
Log in

Fault Detection of Linear Analog Integrated Circuit in Network

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper presents a novel network decomposition method that can detect faults of linear analog integrated circuit (IC) in network. The nodal admittance matrix (NAM) of linear analog IC is a function of its internal component values, which can be used for fault detection. However, it is difficult to obtain the NAM of linear analog IC in network. We propose a network decomposition based method to calculate the NAM of the IC under test in network. The IC under test is fault free, if its NAM lies inside the tolerance limit. Otherwise, it is faulty. The effectiveness of the proposed method is validated through benchmark circuits.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

References

  1. Alippi C, Catelani M, Fort A, Mugnaini M (2002) SBT soft fault diagnosis in analog electronic circuits: a sensitivity-based approach by randomized algorithms. IEEE Trans Instrum Meas 51(5):1116–1125

    Google Scholar 

  2. Ashok K, Venugopal M, Nanjundappan D (2011) Analog circuit fault detection using location of poles. J Electron Test 27:673–678

    Google Scholar 

  3. Bilski P, Wojciechowski JM (2007) Automated diagnostics of analog systems using fuzzy logic approach. IEEE Trans Instrum Meas 56(6):2175–2185

    Google Scholar 

  4. Callegari S, Pareschi F, Setti G, Soma M (2010) Complex oscillation-based test and its application to analog filters. IEEE Trans Circ Syst-I 57(5):956–969

    MathSciNet  Google Scholar 

  5. Catelani M, Fort A (2002) Soft fault detection and isolation in analog circuits: some results and a comparison between a fuzzy approach and radial basis function networks. IEEE Trans Instrum Meas 51(2):196–202

    Google Scholar 

  6. Czaja Z (2008) Using a Square-wave signal for fault diagnosis of analog parts of mixed-signal electronic embedded systems. IEEE Trans Instrum Meas 57(8):1589–1595

    MathSciNet  Google Scholar 

  7. Guo Z, Savir J (2006) Coefficient based test of parametric faults in analog circuits. IEEE Trans Instrum Meas 55(1):150–157

    Google Scholar 

  8. Ho CK, Shepherd PR, Eberhardt F, Tenten W (2001) Hierarchical fault diagnosis of analog integrated circuits. IEEE Trans circ syst-I 48(8):921–929

    MATH  MathSciNet  Google Scholar 

  9. Kalpana P., Gunavathi K (2008) Wavelet based fault detection in analog VLSI circuits using neural networks. Applied Soft Computing 8:1592–1598

    Google Scholar 

  10. Li X, Zhang Y, Pileggi LT (2008) Quadratic statistical MAX approximation for parametric yield estimation of analog/RF integrated circuits. IEEE Trans Comput Aided Des Integr Circ Syst 27(5):831–843

    Google Scholar 

  11. Li F, Woo P (2002) Fault detection for linear analog IC-the method of short-circuit admittance parameters. IEEE Trans Circ Syst-I 49(1):105–108

    Google Scholar 

  12. Ma H, Zhu X, Ai M, Wang J (2007) Fault diagnosis for analog circuits based on chaotic signal excitation. J Frankl Inst 344:1102–1112

    MATH  Google Scholar 

  13. Papakostas DK, Hatzopoulos AA (2008) A unified procedure for fault detection of analog and mixed-mode circuits using magnitude and phase components of the power supply current spectrum. IEEE Trans Instrum Meas 57(11):2589–2595

    Google Scholar 

  14. Spyronasios AD, Dimopoulos MG, Hatzopoulos AA (2011) Wavelet analysis for the detection of parametric and catastrophic faults in mixed-signal circuits. IEEE Trans Instrum Meas 60(6):2025–2038

    Google Scholar 

  15. Stratigopoulos HGD, Makris Y (2005) Nonlinear decision boundaries for testing analog circuits. IEEE Trans Comput Aided Des Integr circ syst 24(11):1760–1773

    Google Scholar 

  16. Starzyk JA, Dai H (1988) Fault diagnosis and calibration of large analog circuits. IEEE Int Symp Circ Syst 1:941–944

    Google Scholar 

  17. Tan Y, He Y, Cui C, Qiu G (2008) A novel method for analog fault diagnosis based on neural networks and genetic algorithm. IEEE Trans Instrum Meas 57(11):2631–2639

    Google Scholar 

  18. Varaprasad BKSVL, Patnaik LM, Jamadagni HS, Agrawal VK (2007) A new ATPG technique(ExpoTan) for testing analog circuits. IEEE Trans Comput Aided Des Integr Circ Syst 26(1):189–196

    Google Scholar 

  19. Wang Z, Gielen G, Sansen W (1998) Probabilistic fault detection and the selection of measurement for analog integrated circuits. IEEE Trans Comput aided Des Integr Circ Syst 17(9):862–871

    Google Scholar 

  20. Zhu Q, Yang X (2010) Quadrature sampling for built-in analog/RF IC spectrum test. IEEE Trans circ syst-II 57(5):384–388

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Deliang Li.

Additional information

Responsible Editor: K. K. Saluja

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Li, D., Huang, K. & Wang, C. Fault Detection of Linear Analog Integrated Circuit in Network. J Electron Test 30, 483–489 (2014). https://doi.org/10.1007/s10836-014-5468-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-014-5468-2

Keywords

Navigation