Journal of Electronic Testing

, Volume 24, Issue 5, pp 497-504

First online:

Open Access This content is freely available online to anyone, anywhere at any time.

A Reconfigurable Power Conscious Core Wrapper and its Application to System-on-Chip Test Scheduling

  • Erik LarssonAffiliated withEmbedded Systems Laboratory, Department of Computer Science, Linköpings Universitet Email author 
  • , Zebo PengAffiliated withEmbedded Systems Laboratory, Department of Computer Science, Linköpings Universitet


The increasing test application times required for testing system-on-chips (SOCs) is a problem that leads to higher costs. For modular core based SOCs it is possibly to employ a concurrent test scheme in order to lower the test application times. To allow each core to be tested as a separate unit, a wrapper is inserted for each core, the scan chains at each core are configured into a fixed number of wrapper chains, and the wrapper chains are connected to the test access mechanism. A problem with concurrent testing is that it leads to higher power consumption as several cores are active at a time. Power consumption above the specified limit of a core or above the limit of the system will cause damage and must be avoided. The power consumption must be controlled both at core level as well as on system level. In this paper, we propose a reconfigurable power conscious core wrapper that we include in a preemptive power constrained test scheduling algorithm. The advantages with the wrapper are that the number of wrapper chains at each core can dynamically be changed during test application and the possibility, through clock gating, to select the appropriate test power consumption for each core. The scheduling technique produces optimal solutions in respect to test time and selects wrapper configurations in a systematic manner while ensuring the power limits at core level and system level are not violated. The wrapper configurations are selected such that the number of wrapper configurations as well as the number of wrapper chains at each wrapper are minimized, which minimizes the wrapper logic as well as the total TAM routing. We have implemented the technique and the experimental results show the efficiency of our approach.


Test scheduling Power constraint Core wrapper Preemption