Skip to main content
SpringerLink
Log in

A modified nanoelectronic spiking neuron model

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

Spiking neural networks (SNNs) first came to the attention of scientists due to the search for a structure capable of emulating more closely the behavior of the human brain. The biological nervous system has some characteristics that allow it to process a large amount of data very quickly. It is also a fault-tolerant system, with a high level of parallelism. Low power consumption is another feature of the human brain that is desirable for electronic circuits. In this context, several models of artificial spiking neurons were developed, aiming to construct networks able to combine the best characteristics of the human brain. Most of these models, however, lack validation in larger networks. This paper proposes the implementation of an SNN based on a nanoelectronic spiking neuron model developed in previous works. To validate the behavior of an isolated neuron in a network, logic gates (NOT, OR, AND, and XOR) are used as a benchmark. The goal of this paper is to present a feasibility study on the possibility of implementing such nanoelectronic spiking neuron networks based on this spiking neuron model. Nanoelectronics represents an appealing implementation due to the gains regarding occupied area and power consumption, which are inherent characteristics of this technology. The neuron model was modified for simulation at room temperature. An information code based on the amplitude of the pulses presented at the output of the neuron was developed. During deployment of this approach, some limitations regarding the neuron model were detected; some possible solutions are proposed as future work.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18

Similar content being viewed by others

References

  1. Maas, W.: Networks of spiking neurons: the third generation of neural network models. Neural Netw. 10, 1659–1671 (1997)

    Article  Google Scholar 

  2. Jain, A., Maoand, J., Mohiuddin, K.: Artificial neural networks: a tutorial. Computer 29, 31–44 (1996)

    Article  Google Scholar 

  3. Oroski, E., Bauschspiess, A., Pês, B. S.: Identification of failure in transmission lines spacers using stereo vision and artificial neural networks. In: Proceedings of XIX Brazilian Conference on Automation, CBA, pp. 301–308 (2012)

  4. Jiang, J., Trundle, P., Ren, J.: Medical image analysis with artificial neural networks. Comput. Med. Imaging Gr. 34, 617–631 (2010)

    Article  Google Scholar 

  5. Yellamraju, S., Kumari, S., Girolkar, S., Chourasia, S., Tete, A.D.: Design of various logic gates in neural networks. In: Annual IEEE India Conference (INDICON), pp. 1–5 (2013)

  6. Guimarães, J.G., Romariz, A.R.S.: Bio-inspired oscillators with single-electron transistors: circuit-simulation and input encoding example. J. Comput. Theor. Nanosci. 10, 2563–2567 (2013)

    Article  Google Scholar 

  7. Kampakis, S.: Improved Izhikevich neurons for spiking neural networks. Soft Comput. 16, 943–953 (2011)

    Article  Google Scholar 

  8. Tete, A.D., Deshmukh, A.Y., Bajaj, P., Keskar, A.G.: Design of dynamic synapse circuits with VLSI approach. In: Third International Conference on Emerging Trends in Engineering and Technology, pp. 707–711 (2010)

  9. Nazari, S., Faez, K., Amiri, M., Karami, E.: A novel digital implementation of neuron-astrocyte interactions. J. Comput. Electron. 14, 227–239 (2015)

    Article  Google Scholar 

  10. Carrillo, S., Harkin, J., McDaid, L., Pande, S., Cawley, S., McGinley, B., Morgan, F.: Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers. Neural Netw. 33, 42–57 (2012)

  11. Gerstner, W., Kistler, W.: Spiking Neuron Models: Single Neurons, Populations, Plasticity. Cambridge University Press, Cambridge (2002)

  12. Oya, T., Asai, T., Kagaya, R., Hirose, T., Amemyia, Y.: Neuronal synchony detection on single-electron neural networks. Chaos, Solitons Fractals 27, 887–894 (2006)

    Article  MATH  Google Scholar 

  13. Wen-peng, L., Xu, C., Hua-xiang, L.: A new hardware-oriented spiking neuron model based on SET and its properties. Phys. Proced. 22, 170–176. In: International Conference on Physics Science and Technology (ICPST) (2011)

  14. Pal, S., Sinha, S.R.P., Verma, R.: Performance evaluation of single electron transistor with CMOS technology. IJETAE 3, 615–621 (2013)

    Google Scholar 

  15. Parekha, R., Beauvaisb, J., Drouinb, D.: SET logic driving capability and its enhancement in 3-D integrated SET-CMOS circuit. Microelectron. J. 45, 1087–1092 (2014)

    Article  Google Scholar 

  16. Guerreiro, A.M.G., Araujo, C.A.P.: An extended model for a spiking neuron class. Biol. Cybern. 97, 211–219 (2007)

    Article  MathSciNet  MATH  Google Scholar 

  17. Gerousis, C., Ball, D.: Single-electron tunneling circuits for image processing applications. In: Proceedings of the 2008 International Conference on Computer Design (CDES’08), pp. 139–144 (2008)

  18. Fahmy, H., Ismail, K.: Analysis of a single-electron decimal adder. Appl. Phys. Lett. 70, 2613–2615 (1997)

    Article  Google Scholar 

  19. Degawa, K., Aoki, T., Higuchi, T., Inokawa, H., Takahashi, Y.: A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic. IEICE Trans. Electron. E87-C, 1827–1836 (2004)

  20. Nogueira, C.P.S.M., Guimarães, J.G.: Pattern recognition based on auto associative single-electron neural network. J. Comput. Theor. Nanosci. 9, 974–979 (2012)

    Article  Google Scholar 

  21. Grabert, H., Devoret, M.H.: Single Charge Tunneling—Coulomb Blockade Phenomena in Nanostructures, vol. 294. NATO ASI Series, Series B: Physics, E.U.A. Plenum Press, New York (1991)

  22. Lientschnig, G., Weymann, I., Hadley, P.: Simulating hybrid circuits of single electron transistors and field-effect transistors. J. Appl. Phys. 42, 6467–6472 (2003)

    Article  Google Scholar 

  23. Allen, P.E., Holberg, D.R.: CMOS Analog Circuit Design. Oxford University Press, Oxford (2002)

  24. Liu, B.: A CMOS neuron for VLSI circuit implementation of pulsed neural networks. In: IECON 02 [IEEE 2002 28th Annual Conference of the Industrial Electronics Socisty], vol. 4, pp. 3182–3185 (2002)

Download references

Acknowledgments

Janaina Guimarães gratefully acknowledges the financial support provided by PQ/CNPq and INCT/NAMITEC. Beatriz Pês gratefully acknowledges the financial support provided by CAPES and INCT/NAMITEC. Beatriz Pês is also grateful to Professor Elder Oroski, from UFTPR, for encouragement and support.

Author information

Authors and Affiliations

  1. Federal Institute of Paraná, Campo Largo, PR, Brazil

    Beatriz dos Santos Pês

  2. Engineering Department, University of Santa Catarina, Blumenau, SC, Brazil

    Janaina Gonçalves Guimarães

  3. Electrical Engineering Department, University of Paraná, Curitiba, PR, Brazil

    Marlio José do Couto Bonfim

Authors
  1. Beatriz dos Santos Pês
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Janaina Gonçalves Guimarães
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Marlio José do Couto Bonfim
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Beatriz dos Santos Pês.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Pês, B.d.S., Guimarães, J.G. & Bonfim, M.J.d.C. A modified nanoelectronic spiking neuron model. J Comput Electron 16, 98–105 (2017). https://doi.org/10.1007/s10825-016-0928-9

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-016-0928-9

Keywords

Search

Navigation