Abstract
The Advanced Encryption System (AES) is used in almost all network-based applications to ensure security. The core computation of AES, which is performed on data blocks of 128 bits, is iterated for several rounds, depending on the key size. The strength of AES is proportional to the number of rounds applied. So far, the number of rounds is fixed to 10, 12 and 14 for a key size of 128, 192 and 256 bits respectively. Most cryptographers feel that the margin between the number of rounds specified in the cipher and the best known attacks is too small. On the other hand, it is clear that the overall efficiency of a given AES implementation is inversely proportional to the number of rounds imposed. In this paper, we propose a very efficient pipelined hardware implementation of AES-128. Besides, we show that if the required number of rounds must increase to defeat attackers, the proposed implementation stays efficient.
Similar content being viewed by others
References
Daemen, J., Rijmen, V.: The design of Rijndael: AES–the advanced encryption standard. Springer, Berlin (2002)
El-Adib, S., Raissouni, N.: AES encryption algorithm hardware implementation: throughput and area comparison of 128, 192 and 256-bits key. Int. J. Reconfigurable Embed. Syst. 1(2), 67–74 (2012)
Courtois, N., Pieprzyk, J.: Cryptanalysis of block ciphers with overdefined systems of equations. Proc. ASIACRYPT 2002, 267–287 (2002)
Ferguson, N., Kelsey, J., Lucks, S., Schneier, B., Stay, M., Wagner, D., Whiting, D.: Improved cryptanalysis of Rijndael. Proc. Fast Softw. Encryption LNCS 1978, 213–230 (2000)
Ghewari, P.B., Jaymala, M.S., Amit, K.P., Chougule, B.: Efficient hardware design and implementation of AES cryptosystem. Int. J. Eng. Sci. Technol. 2(3), 213–219 (2010)
Guneysu, T.: Utilizing hard cores of modern FPGA devices for high-performance cryptography. J. Cryptogr. Eng. 1(1), 37–55 (2011)
Labbé, A., Péerez, A.: AES implementation on FPGA: time and flexibility tradeoff. Proc. Field Program. Log. Appl. LNCS 2438, 836–844 (2002)
Lai, X., Massey, J.L.: A proposal for a new block encryption standard. Adv. Cryptol. EUROCRYPT’90 LNCS 473, 389–404 (1990)
Menezes, A.J., Vanstone, S.A., Van Oorschot, P.J.: Handbook of applied cryprography. CRC Press, Boca Raton (1997)
Nedjah, N., Mourelle, L.M.: Efficient parallel modular exponentiation algorithm. Proc. ADVIS Lect. Notes Comput. Sci. 2457, 405–414 (2002)
Nedjah, N., Mourelle, L.M.: Fast reconfigurable systolic hardware for modular multiplication. J. Syst. Archit. 49, 387–396 (2003)
Nedjah, N., Mourelle, L.M.: Three hardware architectures for the binary modular exponentiation: sequential, parallel, and systolic. IEEE Trans. Circuits Syst. I 53(3), 627–633 (2006)
Nedjah, N.: Fast hardware for modular exponentiation with efficient exponent pre-processing. J. Syst. Archit. 53, 99–108 (2007)
Nedjah, N., Mourelle, L.M.: High-performance hardware of the sliding-window method for parallel computation of modular exponentiations. Int. J. Parallel Program. 37(6), 537–555 (2009)
Nedjah, N., Mourelle, L.M.: High-throughput cryptographic system using window-based modular exponentiation for secure communications. Telecommun. Syst. 54(3), 345–357 (2013)
Nedjah, N., Mourelle, L.M., Santana, M., Raposo, S.S.: Massively parallel modular exponentiation method and its implementation in software and hardware for high-performance cryptographic systems. IET Comput. Digit. Techn. 6(5), 290–301 (2012)
NIST, National Institute of Standard and Technology: Data Encryption Standard, Federal Information Processing Standards 46, November (1977)
NIST, National Institute of Standard and Technology: Advanced Encryption Standard, Federal Information Processing Standards 197, November (2001)
Rivest, R., Robshaw, M., Sidney, R., Yin. Y.L.: The RC6 block cipher. In: First AES Candidate Conference (1998)
Singh, B., Kaur, H., Monga, H.: FPGA implementation of AES coprocessor in counter mode. In: Proceedings of International Conference on Recent Trends in Business Administration and Information Processing, Trivandrum, Kerala, India, Springer-Verlag, pp. 491–496 (2010)
Standaert, F., Rouvroy, G., Quisquater, J., Legat, J.: A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL. In: Proceedings of FPGA (2003)
Wiebe, J.H.: AES-128 implementation on a virtex-4 FPGA Proc, pp. 68–73. In: IEEE International Symposium on Signal Processing and Information Technology, Giza, Egypt, IEEE Press (2007)
Xilinx: Vivado design suite, http://www.xilinx.com/support/university/vivado.html (2015)
Xilinx: VC709 evaluation board for the virtex-7 FPGA—user guide, http://www.xilinx.com, UG887 (v1.4), December (2014)
Acknowledgments
We are grateful to the reviewers and the editor that contributed to the great improvement of the original version of this paper with their valuable comments and suggestions. We also are thankful to FAPERJ (Fundação de Amparo à Pesquisa do Estado do Rio de Janeiro, http://www.faperj.br) and CNPq (Conselho Nacional de Desenvolvimento Científico e Tecnológico, http://www.cnpq.br) for their continuous financial support.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Nedjah, N., de Macedo Mourelle, L. & Wang, C. A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware. Int J Parallel Prog 44, 1102–1117 (2016). https://doi.org/10.1007/s10766-016-0408-7
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10766-016-0408-7