Skip to main content
SpringerLink
Log in

Comparison between RTW VCO and LC QVCO 12 GHz PLLs

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper reports comparisons between RTW VCO and LC QVCO 12 GHz PLLs, designed in a 130 nm CMOS technology for satellite communication applications. The phase noise at 1 MHz offset from the carrier is −102 dBc/Hz for the RTW VCO PLL and −98 dBc/Hz for the LC QVCO PLL, and the power consumption is 39 and 17 mW, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18

Similar content being viewed by others

References

  1. NXP. (2008). Integrated mixer oscillator PLL for satellite LNB. TFF1004HN/N1 Datasheet, Rev. 01.

  2. Deng, Z., Chen, J., Tsai, J., & Niknejad, A. M. (2009). A CMOS ku-band single-conversion low-noise block front-end for satellite receivers. IEEE Radio Frequency Integrated Circuit Symposium (pp. 135–138).

  3. Myiashita, K. (2010). A plastic packaged Ku-band LNB with very high susceptibility to supply PLL in 0.18 μm CMOS. IEEE Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2010 Topical Meeting on (pp. 188–191).

  4. Ben Abdeljelil, F. Tatinian, W., Carpineto, L., & Jacquemod, G. (2009). Design of a CMOS 12 GHz rotary traveling wave oscillator with switched capacitor tuning. In Proceedings of IEEE Radio Frequency Integrated Circuits Symposium (RFIC). 7–9 June (pp. 579–582) Boston, MA.

  5. Razavi, A., Lee, K., & Yan, R. (1995). Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron. IEEE Journal of Solid-State Circuits, 30(2), 101–111.

    Article  Google Scholar 

  6. Quemada, C., Bistué, G., & Adin, I. (2009) Design methodology for RF CMOS phase locked loop. London: Artech House.

  7. Dermit, D., Ducati, F., Balsamo, D., Lucchi, P., Borgarino, M., & Jacquemod, G. (2009) A 130 nm CMOS tunable digital frequency divide for dual-band microwave radiometer. ICECS 09 (pp. 203–206). Hammamet.

  8. Singh, U., & Green, M. (2005). High-frequency CML clock dividers in 0.13-μm CMOS operating up to 38 GHz. IEEE Journal of Solid-State Circuits, 40(8), 1658–1660.

    Article  Google Scholar 

  9. Hedayat, C., & Hachem, A. (1999). Modeling and characterization of the 3rd order charge-pump PLL: A fully event-driven approach. Analog Integrated Circuits and Signal Processing, 19, 25–45.

    Article  Google Scholar 

  10. Le Grand de Mercey, G. (2003) A 18 GHz rotary travelling wave VCO in CMOS with I/Q outputs. ESSCIRC 03 (pp. 489–492). Lisboa.

  11. Rofougaran, A., Rael, J., Rofougaran, M., & Abidi, A. (1996) A 900 MHz CMOS LC-oscillator with quadrature outputs. In Proceedings of International Solid-State Circuits Conference ISSCC 1996 (pp. 392–393). San Francisco, USA.

  12. Levantino, S., Samori, C., Bonfanti, A., Gierkink, S. L. J., Lacaita, A. L., & Boccuzzi, V. (2002). Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion. IEEE Journal of Solid-State Circuits, 37(8), 1003–1011.

    Article  Google Scholar 

  13. Hajimiri, A., & Lee, T. H. (1999). Design issues in CMOS differential LC oscillators. IEEE Journal of Solid-State Circuits, 34(5), 717–724.

    Article  Google Scholar 

  14. Jacquemod, G., Geynet, L., Nicolle, B., de Foucauld, E., Tatinian, W., & Vincent, P. (2008). Design and modelling of a multistranded fractional PLL in CMOS/SOI technology. Microelectronics Journal, 39(9), 1130–1139.

    Article  Google Scholar 

Download references

Acknowledgments

The authors wish to thank the CIM-PACA design platform for its support. The circuits were fabricated through the CMP consortium with PACA region grants.

Author information

Authors and Affiliations

  1. University Nice Sophia Antipolis, IM2NP UMR CNRS, 7334, Biot, France

    G. Jacquemod

  2. University Nice Sophia Antipolis, LEAT UMR CNRS, 6071, Valbonne, France

    F. Benabdeljelil & W. Tatinian

  3. University of Bordeaux, IMS UMR CNRS, 5218, Talence, France

    P. Lucchi

  4. University of Modena and Reggio Emilia, Modena, Italy

    P. Lucchi & M. Borgarino

  5. SDRF, Biot, France

    F. Benabdeljelil & L. Carpineto

Authors
  1. G. Jacquemod
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. F. Benabdeljelil
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. W. Tatinian
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. P. Lucchi
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. M. Borgarino
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. L. Carpineto
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to G. Jacquemod.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jacquemod, G., Benabdeljelil, F., Tatinian, W. et al. Comparison between RTW VCO and LC QVCO 12 GHz PLLs. Analog Integr Circ Sig Process 73, 749–756 (2012). https://doi.org/10.1007/s10470-012-9885-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-012-9885-9

Keywords

Search

Navigation