Abstract
A novel circuit technique for enhancing the phase-margin of the recycling folded cascode amplifier is presented. Compared to the conventional recycling folded cascade, using a high-speed current mirror, the proposed amplifier offers the advantage of cancellation of the first non-dominant pole, allowing the phase-margin to be enhanced without affecting the bandwidth. The proposed amplifier was implemented in CSMC standard 0.18 μm CMOS process. Simulation results show that the phase-margin enhancement of 20° is achieved without limiting the bandwidth.
References
Qian, C., Parramon, J., & Sanchez-Sinencio, E. (2011). A micropower low-noise neural recording front-end circuit for epileptic seizure detection. IEEE JSSC, 46(6), 1392–1405.
Assaad, R., & Silva-Martinez, J. (2007). Enhancing general performance of folded cascode amplifier by recycling current. Electronic Letter, 43(23), 1428–1429.
Assaad, R., & Silva-Martinez, J. (2009). The recycling folded cascode: A general enhancement of the folded cascode amplifier. IEEE JSSC, 44(9), 2535–2542.
Li, Y. L., Han, K. F., Tan, X., Yan N., & Min, H. (2007). Transconductance enhancement method for operational transconductance amplifiers. Electronic Letter, 46(19), 1321–1323.
Yan, Z., Mak, P.-I., & Martins, R. P. (2012). Double recycling technique for folded-cascode OTA. Analog Integrated Circuits and Signal Processing, 71(1), 137–141.
Voo, T., & Toumazou, C. (1995). High-speed current mirror resistive compensation technique. Electronic Letter, 31(4), 248–250.
Acknowledgment
This work is supported by the NSFC (Grant No. 11227202).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Zhao, X., Fang, H. & Xu, J. Phase-margin enhancement technique for recycling folded cascode amplifier. Analog Integr Circ Sig Process 74, 479–483 (2013). https://doi.org/10.1007/s10470-012-0011-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-012-0011-9