Skip to main content
Log in

Improved scheduler for multi-core many-core systems

  • Published:
Computing Aims and scope Submit manuscript

Abstract

Over the years, presence of heterogeneous system has dominated the area of concurrent job execution. Heterogeneous system is the natural choice as it can be designed with the legacy system. Scheduling, on such systems, is an important activity as it affects the job execution characteristic. Heterogeneity introduces many challenges for the efficient job execution. Heterogeneity in core architecture introduces the possibility of heterogeneous memory architecture in many/multi core heterogeneous system. This makes it often impossible to determine for the same instruction if a high frequency core has low or high memory latency in comparison to the low frequency core and vice-versa. The work proposes an improved scheduler for such systems in which both core and memory are heterogeneous. It defines average effective time (\(\hbox {AE}_\mathrm{t}\)) as the base parameter for this purpose. Priorities of each thread (workload) and the core are dynamically generated using \(\hbox {AE}_\mathrm{t}\) for effective mapping. Experimental results, on the benchmark data, reveal that the proposed scheduler performs much better in terms of cores utilization, speedup and efficiency in comparison to other similar models.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25
Fig. 26
Fig. 27
Fig. 28
Fig. 29
Fig. 30

Similar content being viewed by others

References

  1. Kyriazis G (2012) Heterogeneous system architecture: a technical review. AMD Rev 1.0, 30 Aug 2012

  2. Bajaj R, Agrawal DP (2004) Improving scheduling of tasks in a heterogeneous environment. IEEE Trans Parallel Distrib Computi 15(2):107–118

  3. Nie P, Duan Z (2012) Efficient and scalable scheduling for performance heterogeneous multicore systems. J. Parallel Distrib. Comput. 72:353–361

    Article  Google Scholar 

  4. Hwang Kai (2008) Advance computer architecture, parallelism, scalability, programmability. Tata Mc-Graw Hill Edition Inc., New York

    Google Scholar 

  5. Hennessy JL, Patterson DA, Arpaci-Dusseau AC (2007) Computer architecture: a quantitative approach, vol 1. Morgan Kaufmann, Burlington

  6. Balakrishnan S, Rajwar R, Upton M, Lai K (2005) The impact of performance asymmetry in emerging multicore architectures. In: Proceedings of the 32nd international symposium on computer architecture (ISCA05), pp 506–517

  7. Becchi M, Crowley P (2005) Dynamic thread assignment on heterogeneous multicore architectures. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA’05), pp 29–40

  8. Kumar R, Tullsen DM, Jouppi NP, Ranganathan P (2005) Heterogeneous chip multicores. Computer pp 32–38

  9. Li T, Baumberger D, Koufaty DA, Hahn S (2007) Efficient operating system scheduling for performance-asymmetric multi-core architectures. In: Proceedings of the 2007 ACM/IEEE conference on supercomputing (SC’07)

  10. Shelepov D, Saez JC, Jeffery S, Fedorova A, Perez N, Huang ZF, Blagodurov S, Kumar V (2009) HASS: a scheduler for heterogeneous multicore systems. Oper Syst Rev 43:66–75

    Article  Google Scholar 

  11. Teodorescu R, Torrellas J (2008) Variation-aware application scheduling and power management for chip multicores. In: Proceedings of the 35th international symposium on computer architecture (ISCA’08), pp 363–374

  12. Fog A (2012) Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs. Copenhagen University College of Engineering, 1996–2012. Last updated 2012–02-29. http://www.agner.org/optimize/instruction_tables. Accessed 15 Nov 2012

  13. Shelepov D, Fedorova A (2008) Scheduling on heterogeneous multicore cores using architectural signatures. In: Proceedings of the workshop on the interaction between operating systems and computer architecture, in conjunction with the 35th international symposium on computer architecture (WIOSCA’08). http://www.ideal.ece.ufl.edu/workshops/wiosca08. Accessed 15 Oct 2012

  14. Van Craeynest K, Jaleel A, Eeckhout L, Narvaez P, Emer J Scheduling heterogeneous multi-cores through performance impact estimation (PIE). In: Proceedings of the 39th annual international symposium on computer architecture (ISCA ’12), pp 213–224

  15. Kumar R, Tullsen DM, Ranganathan P, Jouppi NP, Farkas KI (2004) Single- ISA heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of the 31st annual international symposium on computer architecture (ISCA’04), pp 64–75

  16. http://andrewjpage.com/index.php?/archives/14-Speedup-metric-and-heterogeneous-distributed-systems.html. Accessed 12 Nov 2012

  17. http://en.wikipedia.org/wiki/Matrix_chain_multiplication. Accessed 15 Jun 2013

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Deo Prakash Vidyarthi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kumar, N., Vidyarthi, D.P. Improved scheduler for multi-core many-core systems. Computing 96, 1087–1110 (2014). https://doi.org/10.1007/s00607-014-0420-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00607-014-0420-y

Keywords

Mathematics Subject Classification

Navigation