Abstract
The paper presents the wide range phase-locked loop design for serializer. Serializer converts the 16 bit parallel data into serial, thus 16 times fast clock is required to synchronize the parallel data and serial data. PLL generates 16× serial clock from the parallel clock by frequency multiplication. PLL is simulated with 0.18 µm CMOS process. Major challenge of PLL design is to achieve large dynamic range. The PLL design for large dynamic range suffers from a high jitter at lower frequency and linearity issues. Advance CSVCO has been simulated with source degeneration technique and achieve wide linear range from 14 MHz to 1.05 GHz with 99.2 % linearity. The PVT Corners simulation shows 16 MHz to 1.04 GHz output range. Average power dissipation of the proposed PLL design is 2.7 mW. Worst case Peak to peak period jitter is 13.4 ps and rms jitter is 2.6 ps for 800 MHz output frequency.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Abbreviations
- PLL:
-
Phase-locked loop
- PFD:
-
Phase frequency detector
- CSVCO:
-
Current starved VCO
- PVT:
-
Process-voltage–temperature
- FF:
-
Flip-flop
- DFT:
-
Discrete fourier transform
- CMOS:
-
Complementary MOS
- PPI-DFF:
-
Push pull isolation-DFF
References
Baker J (2010) CMOS circuit design, layout and simulation. Wiley, New York
Brownlee M, Hanumolu PK, Mayanam K, Moon UK (2006) A 0.5 to 2.5 GHz PLL with fully differential supply-regulated tuning. Solid state circuits conferences, IEEE International
Cadence Virtuoso ADE-L manual
Ko U, Balsara PT (2000) High-performance energy-efficient D-flip-flop circuits. IEEE VLSI Syst 8(1):94–98
Kulkarni M, Hosur MKN (2013) Design of a linear and wide range current starved voltage controlled oscillator for PLL. Int J Cybern Inf IJCI 21:23–30
Kumar A, Mehta S, Paul S, Gupta HS, Parmar RM (2012) Indigenous development of SERDES interface for miniaturization. In: International conference on emerging technology trends in electronics, communication and networking
Lin F (2000) Research and design of low jitter, wide locking range all-digital phase-locked and delay-locked loops
Miyazaki T, Hashimoto M, Onodera H (2004) A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process, ASPDAC, 27–30 Jan 2004
Namboothiri KG (2012) High speed clock recovery in FPGA for SERDES app. Project report. Department of Avionics, Indian Institute of Space Science and Technology, Thiruvananthapuram
Razavi B (2001) Design of analog CMOS integrated circuits, International edn. McGraw Hill publications, Maidenheach
Razavi B (2003) Monolithic phase-locked loops and clock recovery circuits, IEEE Press
Acknowledgments
The authors would like to thank Shri Saji A Kuriakose, Deputy Director, Sensor Development Area and Shri A. S. Kiran Kumar, Director, Space Applications Centre (SAC) for the encouragement and guidance. We would also like to thanks Mr. Ravi Shankar, Mr. Mohammad Waris and Mr. Ashok kumar, Scientist, SAC-ISRO for their valuable discussion.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Ravia, J.K., Shah, M.V., Gupta, H. et al. Wide range-low jitter PLL design for serializer. Microsyst Technol 23, 583–591 (2017). https://doi.org/10.1007/s00542-016-2974-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-016-2974-4