Skip to main content

Advertisement

SpringerLink
Log in

Optimizing an on-chip boost DC–DC converter with an on-chip or on-board inductor

  • Technical Paper
  • Published:
Microsystem Technologies Aims and scope Submit manuscript

Abstract

This study is dedicated to develop an on-chip DC–DC boost converter with on-chip or on-board inductors to provide steady high voltage biases from 2.8 to 5 V to drive the gate drivers for advanced liquid crystal displays. Note that the off-chip inductor as compared to the on-chip one inevitably occupies substantial board area and leads to negative effects of electro-magnetic interference (EMI). This study also intends to find optimal design of the on-chip or on-board inductors for an on-chip DC–DC converter in order to provide required large instantaneous currents, while minimizing negative impacts from the off-chip inductance. Parametric studies are conducted to successfully find optimal designs, including optimal switching frequency and duty. The optimization process is further standardized for future commercialization. The optimized DC–DC converters are taped out via the TSMC 0.35 μm CMOS process technology to validate the proposed design. Experiments are carried out for validating the performance of tape-out chips. The results clearly show the effectiveness of the designs and consistency to expectations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  • Andersen TM, Zingerli CM, Krismer F, Kolar JW, O’Mathuna C (2011) Inductor optimization procedure for power supplying package and power supply on chip. In: Energy conversion congress and exposition, pp 1320–1327

  • Callemeyn P, De Jonghe D, Gielen G, Steyaert M (2012) Optimization of fully-integrated power converter circuits comprising tapered inductor layout and temperature effects. In: International conference on synthesis, modeling, analysis and simulation methods and applications to circuit design (SMACD), pp 37–40

  • Hui D, Yisheng Z, Baishan Z (2005) Research on the electromagnetic radiation of A PCB planar inductor. In: Microwave conference (APMC), vol 1, pp 4–7

  • Karjalainen PH, Heino P (2007) Different wire layouts for CMOS inductors. In: Electronic components and technology conference (ECTC), pp 1846–1850

  • Li L, Lee DW, Hwang KP, Min Y, Hizume T, Tanaka M, Mao M, Schneider T, Bubber R, Wang SX (2009) Small-resistance and high-quality-factor magnetic integrated inductors on PCB. IEEE Trans Adv packag 32:780–787

    Article  Google Scholar 

  • Ludwig M, Duffy M, O’Donnell T, McCloskey P, Mathuna SCO (2003) PCB integrated inductors for low power DC/DC converter. IEEE Trans Power Electron 18:937–945

    Article  Google Scholar 

  • Mohan SS, Hershenson M del M, Boyd SP, Lee TH (1999) Simple accurate expressions for planar spiral inductances. IEEE J Solid State Circuits 34:1419–1424

    Article  Google Scholar 

  • Murphy OH, McCarthy KG, Murphy PJ (2006) Minimization of via count in multiple-metal inductors performance characterization and physical modelling. In: Radio frequency integrated circuits (RFIC) symposium

  • O’Donnell T, Wang N, Meere R, Rhen F, Roy S, O’Sullivan D, O’Mathuna C (2008) Microfabricated inductors for 20 MHz DC–DC converters. In: Applied power electronics conference and exposition, pp 689–693

  • Richelli A, Colalongo L, Quarantelli M, Carmina M, Kovács-Vajna ZM (2004) A fully integrated inductor-based 1.8–6 V step-up converter. IEEE J Solid State Circuits 39:242–245

    Article  Google Scholar 

  • Sonntag C, Lomonova EA, Duarte JL (2008) Implementation of the Neumann formula for calculating the mutual inductance between planar PCB inductors. In: Electrical machines international conference, pp 1–6

Download references

Acknowledgments

The authors appreciate the support from National Chip Implementation Center and Ministry of Science and Technology of R.O.C. under the Grant Nos. 103-2120-M-009-007, 103-2221-E-009-146, 102-2221-E-009-098 and 102-2633-E-009-001. This work was also supported in part by the UST-UCSD International Center of Excellence in Advanced Bio-Engineering sponsored by the Taiwan National Science Council I-RiCE Program under the Grant No. NSC-103-2911-I-009-101. On the other hand, we cannot express enough thanks to Dr. Sam for correcting and checking the presentation of this paper.

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, National Chiao Tung University, Hsin-chu, 300, Taiwan

    Paul C.-P. Chao, Chun-Kai Cheng & Ching-Huan Kuan

Authors
  1. Paul C.-P. Chao
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chun-Kai Cheng
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Ching-Huan Kuan
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Paul C.-P. Chao.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Chao, P.CP., Cheng, CK. & Kuan, CH. Optimizing an on-chip boost DC–DC converter with an on-chip or on-board inductor. Microsyst Technol 21, 2727–2735 (2015). https://doi.org/10.1007/s00542-015-2532-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00542-015-2532-5

Keywords

Search

Navigation