Skip to main content
SpringerLink
Log in

Novel Analog Calibration Technique for Current-Steering DACs’ Dynamic Performance

  • Short Paper
  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper reports the post-layout dynamic performance of a novel calibration technique for current-steering digital-to-analog converter that was proposed previously. This technique not only improves the linearity, but it does so with low power as well as a very low area. It uses an analog feedback loop consisting of four transistors to calibrate each bit of the DAC, and the same feedback circuit is used for all the bits, thus significantly saving the chip area. Layout of the 10-bit calibrated CS DAC circuit was done in a 180-nm technology; the total area of the DAC and the calibration circuit together was 0.16 \(\hbox {mm}^{2}\). Simulation results show that the spurious free dynamic range is 62 dB for signals of 1 MHz at a sampling frequency of 100 MS/s.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. A VLSI layout tool. www.opencircuitdesign.com/Magic

  2. T. Chen, G.G.E. Gielen, The analysis and improvement of a current-steering DACs dynamic SFDR-I: the cell-dependent delay differences. IEEE Trans. Circuits Syst. I Regul. Pap. 53(1), 3–15 (2006)

  3. T. Chen, G.G.E. Gielen, A 14-bit 200 MHz current-steering DAC with switching-sequence post-adjustment calibration. IEEE J. Solid-State Circuits 42, 11 (2007)

    Google Scholar 

  4. J.H. Chi, S.H. Chu and T.H. Tsai, A 1.8-V 12-bit 250MS/s 25-mW self-calibrated DAC, in Proceedings of the IEEE European Solid-State Circuits Conference, pp. 222–225 (2010)

  5. Z.Y. Cui, H.L. Piao, N.S. Kim, A 10-bit current steering DAC in 0.35 \(\mu \)m CMOS process. Trans. Electr. Electron. Mater. 10(2), 44–48 (2009)

  6. P.G. Darji, C.D. Parikh, A novel analog calibration technique for current-steering DACs. Circuits Syst. Signal Process. 34, 2407–2418 (2015)

    Article  Google Scholar 

  7. J. Deveugele, M.S.J. Steyaert, A 10-bit 250-MS/s binary-weighted current-steering DAC. IEEE J. Solid-State Circuits 41(2), 320–329 (2006)

    Article  Google Scholar 

  8. Q. Dong, F. Sheng, L. Ran, X. Renzhong, Y. Ting, H. Zhiliang, A current-steering self-calibration 14-bit 100 MSPs DAC. J. Semicond. 31(12), 125007:1–125007:5 (2010)

  9. S. Halder, S. Banerjee, A. Ghosh, R.S. Prasad, A. Chatterjee, S.K. Dey, A 10-bit 80-MSPS 2.5-V 27.65-mW 0.185-\(\text{ mm }^2\) segmented current steering CMOS DAC, in Proceedings of the 18th International Conference VLSI Design-2005, vol. 20, pp. 319–322 (2005)

  10. Y. He, J. Jiang, Y. Sun, A 12-bit 150-MHz 1.25-\(\text{ mm }^2\) CMOS DAC, in Proceedings of the IEEE Region 10 Conference (TENCON)-2004, vol. 4, pp. 237–240 (2004)

  11. Y. Ikeda, M. Frey, A. Matsuzawa, A 14-bit 100-MS/s digitally calibrated binary-weighted current-steering CMOS DAC without calibration ADC, in Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC), pp. 356–359 (2007)

  12. W.F. Lee, P.K. Chan, An injection-nulling switch for switched-capacitor circuit applications. IEEE Trans. Instrum. Meas. 54(6), 2416–2425 (2005)

    Article  Google Scholar 

  13. U. Lin, K. Bult, A 10bit, 500-MS/s CMOS DAC in \(0.6\,\text{ mm }^2\). IEEE J. Solid-State Circuits 33(12), 1948–1958 (1998)

    Article  Google Scholar 

  14. S.Y. Park, H.H. Cho, K.S. Yoon, A 3.3V-110MHz 10 bit CMOS current-mode DAC, in IEEE Asia Pacific Conference on ASIC, pp. 173–176 (2002)

  15. M.H. Shen, P.C. Huang, A low cost calibrated DAC for high-resolution video display system. IEEE Trans. Very Large Scale Integr. Syst. 20(9), 1743–1748 (2012)

    Article  Google Scholar 

  16. SPICE simulator. www.linear.com/LTSpice

Download references

Author information

Authors and Affiliations

  1. Electronics and Communication Department, Dharmsinh Desai University, Nadiad, 387 001, India

    Pallavi G. Darji

  2. International Institute of Information Technology, Bangalore, 560 100, India

    Chetan D. Parikh

Authors
  1. Pallavi G. Darji
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chetan D. Parikh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Pallavi G. Darji.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Darji, P.G., Parikh, C.D. Novel Analog Calibration Technique for Current-Steering DACs’ Dynamic Performance. Circuits Syst Signal Process 35, 2616–2625 (2016). https://doi.org/10.1007/s00034-015-0158-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-015-0158-6

Keywords

Search

Navigation