Skip to main content
Log in

A Low Voltage and Low Power Current-Mode Analog Computational Circuit

Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

A new current-mode analog computational circuit is presented. The circuit can be digitally controlled to produce multiplying, squaring and inverse functions. The design is based on using MOSFETs operating in sub-threshold region to achieve ultra low power dissipation. The circuit is operated from a ±0.75 V DC supply. The proposed circuit has been simulated using Tanner in 0.35-μm TSMC CMOS process. Simulation results confirm the functionality of the circuit. The total power consumption is 2.3 μW, total harmonic distortion is 1.1 %, maximum linearity error is 0.3 % and the bandwidth is 2.3 MHz.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

References

  1. A. Boura, M. Husak, nMOS and pMOS translinear multiplying cell for current-mode signal processing, in Proceedings of the Seventh International Conference on Advanced Semiconductor Devices and Microsystems (2008), pp. 83–86

    Google Scholar 

  2. C.-C. Chang, S.I. Liu, Weak inversion four-quadrant multiplier and two-quadrant divider. Electron. Lett. 34(22), 2079–2080 (1998)

    Article  Google Scholar 

  3. D. Coue, G. Wilson, A four-quadrant subthreshold mode multiplier for analog neural network applications. IEEE Trans. Neural Netw. 7(5), 1212–1219 (1996)

    Article  Google Scholar 

  4. Z. Dong, P.E. Allen, Low-voltage, supply independent CMOS bias current, in Proceedings of the 45th Midwest Symposium on Circuits and System (2002), pp. 568–570

    Google Scholar 

  5. C.C. Enz, F. Krummenacher, E.A. Vittoz, An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integr. Circuits Signal Process. 8, 83–114 (1995)

    Article  Google Scholar 

  6. M. Gravati, M. Valle, G. Ferri, N. Guerrine, L. Reyes, A novel current-mode very low power analog CMOS four-quadrant multiplier, in Proceedings of ESSCIRC, France (2005), pp. 495–498

    Google Scholar 

  7. W. Liu, S.I. Liu, Design of a CMOS low-power and low-voltage four-quadrant analog multiplier. Analog Integr. Circuits Signal Process. 63(2), 307–312 (2010)

    Article  Google Scholar 

  8. A. Panigrahi, Design of four-quadrant analog CMOS multiplier in subthreshold region. Eur. J. Sci. Res. 50(3), 289–299 (2011)

    Google Scholar 

  9. C.P. Raj, S.L. Pinjare, Design and analog VSLI implementation of NeuralNetwork. Eur. J. Sci. Res. 27(2), 199–216 (2009)

    Google Scholar 

Download references

Acknowledgements

The authors would like to thank King Abdulaziz City for Science and Technology for financial support under NSTIP funded Project No. 09-ELE782-04 and KFUPM for using all facilities to carry out this research.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Munir Ahmad Al-Absi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Al-Absi, M.A., Hussein, A. & TaherAbuelma’atti, M. A Low Voltage and Low Power Current-Mode Analog Computational Circuit. Circuits Syst Signal Process 32, 321–331 (2013). https://doi.org/10.1007/s00034-012-9446-6

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-012-9446-6

Keywords

Navigation