Abstract
In most real-time DSP applications, high performance is a prime target. Here, performance may be interpreted as a combination of higher speed, lower power consumption, sufficient precision, and VLSI area efficiency. It has been experienced that efficient digital multiplication is a prerequisite for high-speed DSP applications. The MDLNS, which has similar properties to the classical LNS, is an alternative approach to conventional number systems for performing multiplication, through using parallel small adders. In addition, by applying recursive multiplication scheme, larger word length multiplication can be performed by use of several small multipliers. The concept of recursive multiplication can be applied to 2DLNS structures, resulting in more efficient digital multipliers. In this work, the recursive 2DLNS-based multipliers have been applied to FIR filter design. These applications demonstrate the superiority of our architectures in terms of VLSI area and power consumption.
Similar content being viewed by others
References
M. Azarmehr, M. Ahmadi, G.A. Jullien, R. Muscedere, High-speed and low-power reconfigurable architectures of 2-digit two-dimensional logarithmic number system-based recursive multipliers. IET Circuits Devices Syst. 4(5), 374–381 (2010)
A.N. Danysh, E.E. Swartzlander Jr., A Recursive fast multiplier. Conf. Rec. - Asilomar Conf. Signals, Syst. Comput. 1, 197–201 (1998)
V. Dimitrov, G. Jullien, K. Walus, Digital filtering using the multidimensional logarithmic number system. Adv. Signal. Process. Algorithm Archit. Implement. 4791, 412–423 (2002)
R. Muscedere, Difficult operations in the multi-dimensional logarithmic number system. Ph.D. Thesis, University of Windsor (2003)
R. Muscedere, Improving 2D-log-number-system representations by use of an optimal base. EURASIP J. Adv. Signal Process. 2008, 710590 (2008) 13 pp.
R. Muscedere, V. Dimitrov, G. Jullien, W. Miller, Efficient techniques for binary-to-multidigit multidimensional logarithmic number system conversion using range addressable look-up tables. IEEE Trans. Comput. 54, 257–271 (2005). Special Issue on Comput. Arith.
R. Muscedere, V. Dimitrov, G. Jullien, W. Miller, A low-power two-digit multi-dimensional logarithmic number system filterbank architecture for a digital hearing aid’. EURASIP J. Appl. Signal Process. 18, 3015–3025 (2005)
T. Stouraitis, V. Paliouras, Considering the alternatives in low-power design. IEEE Circuits Devices Mag. 17(4), 22–29 (2001)
Acknowledgements
The authors acknowledge financial support from the Natural Sciences and Engineering Council (NSERC-CRD) and the important contribution of CMC Microsystems for their support of design tools.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Azarmehr, M., Ahmadi, M. Low-Power Finite Impulse Response (FIR) Filter Design Using Two-Dimensional Logarithmic Number System (2DLNS) Representations. Circuits Syst Signal Process 31, 2075–2091 (2012). https://doi.org/10.1007/s00034-012-9417-y
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-012-9417-y