Article

The Journal of Supercomputing

, Volume 8, Issue 2, pp 163-185

A Cache coherence protocol for MIN-based multiprocessors

  • Mazin S. YousifAffiliated withDepartment of Computer Science, Louisiana Tech University
  • , Chita R. DasAffiliated withDepartment of Computer Science & Engineering, The Pennsylvania State University
  • , Matthew J. ThazhuthaveetilAffiliated withSupercomputer Education and Research Center and Department of Computer Science and Automation, Indian Institute of Science

Rent the article at a discount

Rent now

* Final gross prices may vary according to local VAT.

Get Access

Abstract

In this paper we present a cache coherence protocol formultistage interconnection network (MIN)-based multiprocessors with two distinct private caches:privateblocks caches (PCache) containing blocks private to a process andshared-blocks caches (SCache) containing data accessible by all processes. The architecture is extended by a coherence control bus connecting all shared-block cache controllers. Timing problems due to variable transit delays through the MIN are dealt with by introducingTransient states in the proposed cache coherence protocol. The impact of the coherence protocol on system performance is evaluated through a performance study of three phases. Assuming homogeneity of all nodes, a single-node queuing model (phase 3) is developed to analyze system performance. This model is solved for processor and coherence bus utilizations using the mean value analysis (MVA) technique with shared-blocks steady state probabilities (phase 1) and communication delays (phase 2) as input parameters. The performance of our system is compared to that of a system with an equivalent-sized unified cache and with a multiprocessor implementing a directory-based coherence protocol. System performance measures are verified through simulation.

Keywords

Caches cache coherence mean value analysis multiprocessor system multistage interconnection network split cache