Skip to main content
Log in

Scanners for visualizing activity of analog VLSI circuitry

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper tutorially describes mixed digital-analog serial multiplexers (scanners) that we use to visualize the activity of one- and two-dimensional arrays of analog VLSI elements. These scanners range from simple one-dimensional devices designed to scan a one-dimensional array onto an oscilloscope, to complete video scanners with integrated sync and blank computation and on-chip video amplifiers. We discuss practical details of design and performance, and we give a source for example scanner layout.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. K. Bult and G.J.G.M. Geelen, “A fast-settling CMOS op amp for SC circuits with 90-dB gain,” IEEE J. Solid-State Circuits, vol. 25(6), pp. 1379–1384, 1990.

    Google Scholar 

  2. M.A. Mahowald, “Evolving analog VLSI neurons,” in T. McKenna, J. Davis, S. Zornetzer (eds.), Single Neuron Computation, Proceedings of ONR Meeting, Woods Hold, MA, Academic Press, to be published 1991 or 1992, Ch. 15.

  3. M.S. McGregor, P.B. Denyer, and A.F. Murray, “A single-phase clocking scheme for CMOS VLSI,” Proc. Stanford Conference on Very Large Scale Integration, MIT Press: Cambridge, MA, 1987, pp. 257–271.

    Google Scholar 

  4. C.A. Mead, Analog VLSI and Neural Systems, Addison-Wesley: Reading, MA, 1989.

    Google Scholar 

  5. C. Mead and J. Wawrzynek, “A new discipline for CMOS design,” in H. Fuchs (ed.), 1985 Chapel Hill Conference on Very Large Scale Integration, Computer Science Press: Chapel Hill, NC, 1985, pp. 87–104.

    Google Scholar 

  6. M. Sivilotti, “Wiring considerations in analog VLSI systems, with application to field-programmable networks,” Ph.D. thesis, Dept. of Computer Science, California Institute of Technology, Pasadena, CA, June 1991.

  7. M.A. Sivilloti, M.A. Mahowald, and C.A. Mead, “Real-time visual computations using analog CMOS processing arrays,” in P. Losleben (ed.), Proceedings of the Stanford Conference on Very Large Scale Integration, MIT Press: Cambridge, MA, 1987, pp. 295–311.

    Google Scholar 

  8. L. Watts, “One-dimensional resistive networks and scanners,” internal laboratory memorandum, Physics of Computation Laboratory, California Institute of Technology, Pasadena, CA, 1990.

    Google Scholar 

  9. G. Wegmann and E.A. Vittoz, “Analysis and improvements of accurate dynamic current mirrors,” IEEE J. Solid-State Circuits, vol. 25(3), pp. 699–706, 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Mead, C.A., Delbrück, T. Scanners for visualizing activity of analog VLSI circuitry. Analog Integr Circ Sig Process 1, 93–106 (1991). https://doi.org/10.1007/BF00161303

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00161303

Keywords

Navigation