Article

Journal of VLSI signal processing systems for signal, image and video technology

, Volume 44, Issue 3, pp 219-230

First online:

A VLSI Architecture of the Square Root Algorithm for V-BLAST Detection

  • Zhan GuoAffiliated withDepartment of Electroscience, Lund University Email author 
  • , Peter NilssonAffiliated withDepartment of Electroscience, Lund University

Rent the article at a discount

Rent now

* Final gross prices may vary according to local VAT.

Get Access

Abstract

MIMO has been proposed as an extension to 3G and Wireless LANs. As an implementation scheme of MIMO systems, V-BLAST is suitable for the applications with very high data rates. The square root algorithm for V-BLAST detection is attractive to hardware implementations due to its low computational complexity and numerical stability. In this paper, the fixed-point implementation of the square root algorithm is analyzed, and a low complexity VLSI architecture is proposed. The proposed architecture is scalable for various configurations, and implemented for a 4 × 4 QPSK V-BLAST system in a 0.35 \(\mu\)m CMOS technology. The chip core covers 9 \(mm^2\) and 190 K gates. The detection throughput of the chip depends on the received symbol packet length. When the packet length is larger than or equal to 100 bytes, it can achieve a maximal detection throughput of 128 \(\sim\) 160 Mb/s at a maximal clock frequency of 80 MHz. The core power consumption, measured at 2.7 V and room temperature, is about 608 mW for 160 Mb/s data rate at 80 MHz, and 81 mW for 20 Mb/s at 10 MHz. The proposed architecture is shown to meet the requirements for emerging MIMO applications, such as 3G HSDPA and IEEE 802.11n.

Keywords

VLSI ASIC MIMO BLAST square root algorithm fixed-point CORDIC 3G HSDPA wireless LAN