Joseph A. Fisher, “Very Long Instruction Word Architectures and the ELI-512,” in Proceedings of the 10th Annual International Symposium on Computer Architecture, Stockholm, Sweden, June 1983.
F. Balarin, M. Chiodo, et al., Hardware-Software Co-Design of Embedded Systems—The POLIS Approach, Kluwer Academic Publishers, 1997.
B.R. Rau, and J.A. Fisher, “Instruction Level Parallelism,” The Journal of Supercomputing, vol. 7 May 1993.
K. Olukotun, M. Heinrich, and D. Ofelt, “Digital System Simulation: Methodologies and Examples,” in Proc. Design Automation Conf., June 1998, pp. 658–663.
J. Rowson, “Hardware/Software Co-Simulation,” in Proc. Design Automation Conference, June 1994, pp. 439–440.
C. Mills, S.C. Ahalt, and J. Fowler, “Compiled Instruction Set Simulation,” Software–Practice and Experience
, vol. 21, Aug. 1991, pp. 877–889.CrossRefGoogle Scholar
P. Faraboschi, G. Desoli, and J.A. Fisher “The Latest Word in Digital and Media Processing,” IEEE Signal Processing Magazine, March 1998.
P. Lapsley, J. Bier, A. Shoham, and E.A. Lee, “DSP Processor Fundamentals: Architectures and Features,” IEEE Press Series on Signal Processing, 1996.
Berkeley Design Technology Inc, “VLIW Architectures for DSP,” DSP World/ICSPAT, Orlando Florida, November 1999.
A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr, “A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIPs) Using a Machine Description Language,” IEEE Transaction on Computer-Aied Design of Integrated Circuits and System, vol. 20, no. 11, 2001.
R.B. Lee and M.D. Smith, “Media Processing: A New Design Target, IEEE Micro, Aug. 1996.
TI, TMS320C62x/C67x CPU and Instruction Set, Reference Guide, 1998.
TI, TMS320C64x Technical Overview, September 2000.
P. Faraboschi, J. Fisher, G. Brown, G. Desoli, and F. Homewood, “Lx: A Technology Platform for Customizable VLIW Embedded Processing,” ISCA Vancouver, Canada, June 2000.
A. Jemai, P. Kission, and A. Jerraya, “Combining Behavioral synthesis and Architectural simulation,” ASPDAC 1997.
A. Jemai, P. Kission, and A.A. Jerraya, “Architectural Simulation in the Context of Behavioral Synthesis,” DATE98, Paris, France, Feb. 1998.
P. Lieverse, P. Van der Wolf, E. Deprettere, and K. Vissers, “A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems,” SIPS99, IEEE Workshop on Signal Processing Systems, Taipei, Taiwan, Oct. 1999.
Eric Schnarr, Mark D. Hill, and James R. Larus, “Facile: A Language and Compiler for High-Performance Processor Simulators,” in PLDI2001, ACM SIGPLAN Conference on Programming Language Design and Implementation, Snowbird, Utah, USA, June 2001.
E. Schnarr and J.R. Larus, “Fast Out-Of-Order Processor Simulation Using Memoization,” ASPLOS98, San Jose CA, Oct. 1998.
J. Zhu and D.D. Gajski “An Ultra-Fast Instruction Set Simulator,” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 10, no. 3, June 2002.
J.W. Ahn, S.M. Moon, aand W. Sung, “Efficient Compiled Simulation System for VLIW Code Verification,” in IEEE Annual Simulation Symposium, Boston, MA, USA, April 1998.
J. Liu, M. Lajolo, and A. Sangiovanni-Vincentelli, “Software Timing Analysis Using SW/HW Cosimulation and Instruction Set Simulator,” in 6th International Workshop on Hardware/Software Codesign, Seattle, Washington, USA, March 1998.
L. Guerra, J. Fitzner, D. Talukdar, C. Schlaeger, B. Tabbara, and V. Zivojnovic, “Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification,” in DAC99 36th Annual Design Automation Conference, New Orleans, LA, USA, June 1999.
A. Baghdadi, D. Lyonnard, N.E. Zergainoh, and A.A. Jerraya, “An Efficient Architecture Model for Systematic Design of Application-Specific Multiprocessor SoC,” DATE01 Design, Automation, and Test in Europe, Munich, Germany, March 2001.
Murthy Durbhakula, Vijay S. Pai, and Sarita V. Adve, “Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors,” in HPCA99 Fifth International Symposium on High Performance Computer Architecture, Orlando, Florida, USA, Jan. 1999.
Berkeley Design Technology Inc, “Choosing a DSP Processor,” White Paper 2000, http://www.bdti.com
I. Barbieri, M. Bariani, and M. Raggio, “C6XSIM: A VLIW Architecture Simulation Innovative Approach,” DCIS ‘99, Palma de Maiorca, Spain, Nov. 1999.
I. Barbieri, M. Bariani, and M. Raggio, “A VLIW Architecture Simulator Innovative Approach for HW-SW Co-Design,” in ICME2000—International Conference on Multimedia and Expo 2000, New York City, July 2000.
I. Barbieri, M. Bariani, and M. Raggio, “Multimedia Application Driven Instruction Set Architecture Simulation,” in ICME2002 - International Conference on Multimedia and Expo 2002, Lausanne, Aug. 2002.
R.K. Gupta and G. De Micheli, “Hardware-Software Cosynthesis for Digital Systems,” IEEE Design and Test of Computers, Sep. 1993.
S. Carr, “Combining Optimization for Cache and Instruction-Level Parallelism,” in Proceedings of the IFIP WG 10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT ‘96, Oct. 1996, pp. 238–247.
Vijay S. Pai, and Sarita Adve, “Code Transformations to Improve Memory Parallelism,” The Journal of Instruction-Level Parallelism, May 2000.
J. Bruns and C. Müller-Schloer, “An Integrated System-Level Modelling and Simulation Environment,” ESM ‘99 13th European Simulation Multiconference, Warsaw Poland, June 1999.
AXYS Design Automation Inc, “MaxSim Developer Suite User’s Guide Version 3.0,” Document Version 1.04 September 9th, 2002.
Design Automation, Inc, http://www.axysdesign.com/
ITU-T Recommendation H.263, “Video Coding for Low Bitrate Communication,” Feb. 1998.
ITU-T Recommendation G.723.1, “Dual Rate Speech Coder for Multimedia Communication Transmitting at 5.3 and 6.3 kbit/s,” March 1998.
ITU-T Recommendation G.726, “40, 32,24, 16 Kbit/Sec Adaptive Differential Pulse Code Modulation (ADPCM),” Nov. 1990.