PLX: An Instruction Set Architecture and Testbed for Multimedia Information Processing
Rent the article at a discountRent now
* Final gross prices may vary according to local VAT.Get Access
PLX is a concise instruction set architecture (ISA) that combines the most useful features from previous generations of multimedia instruction sets with newer ISA features for high-performance, low-cost multimedia information processing. Unlike previous multimedia instruction sets, PLX is not added onto a base processor ISA, but designed from the beginning as a standalone processor architecture optimized for media processing. Its design goals are high performance multimedia processing, general-purpose programmability to support an ever-growing range of applications, simplicity for constrained environments where low power and low cost are paramount, and scalability for higher performance in less constrained multimedia systems. Another design goal of PLX is to facilitate exploration and evaluation of novel techniques in instruction set architecture, microarchitecture, arithmetic, VLSI implementations, compiler optimizations, and parallel algorithm design for new computing paradigms.
Key characteristics of PLX are a fully subword-parallel architecture with novel features like wordsize scalability from 32-bit to 128-bit words, a new definition of predication, and an innovative set of subword permutation instructions. We demonstrate the use and high performance of PLX on some frequently-used code kernels selected from image, video, and graphics processing applications: discrete cosine transform, pixel padding, clip test, and median filter. Our results show that a 64-bit PLX processor achieves significant speedups over a basic 64-bit RISC processor and over IA-32 processors with MMX and SSE multimedia extensions. Using PLX’s wordsize scalability feature, PLX-128 often provides an additional 2× speedup over PLX-64 in a cost-effective way. Superscalar or VLIW (Very Long Instruction Word) PLX implementations can also add additional performance through inter-instruction, rather than intra-instruction parallelism. We also describe the PLX testbed and its software tools for architecture and related research.
- R.B. Lee and M.D. Smith, “Media Processing, a New Design Target,” IEEE Micro, vol. 16, no. 4, 1996, pp. 6–9.
- R.B. Lee, “Accelerating Multimedia With Enhanced Microprocessors,” IEEE Micro, vol. 15, no. 2, 1995, pp. 22–32. CrossRef
- R.B. Lee, “Subword Parallelism with MAX-2,” IEEE Micro, vol. 16, no. 4, 1996, pp. 51–59.
- G. Kane, PA-RISC 2.0 Architecture, Prentice Hall, 1996.
- A. Peleg and U. Weiser, “MMX Technology Extension to the Intel Architecture,” IEEE Micro, vol. 16, no. 4, 1996, pp. 42–50.
- Intel, IA-32 Intel Architecture Software Developer“s Manual Volume 2: Instruction Set Reference, available at http://www.intel.com, 2002.
- M. Tremblay, J.M. O“Connor, V. Narayanan, and H. Liang, “VIS Speeds New Media Processing,” IEEE Micro, vol. 16, no. 4, 1996, pp. 10–20.
- Motorola, AltiVec Technology Programming Environments Manual Revision 2.0, available at http://www.motorola.com, 2002.
- Intel, Intel Itanium Architecture Software Developer’s Manual Volume 3: Instruction Set Reference – Revision 2.1, available at http://www.intel.com, 2002.
- R.B. Lee, A.M. Fiskiran, and A. Bubshait, “Multimedia Instructions in IA-64,” in Proc. IEEE Int. Conf. Multimedia and Expo (ICME), Aug. 2001, pp. 281–284.
- R.B. Lee, “Multimedia Extensions For General-Purpose Processors,” IEEE Workshop on Signal Processing Systems—Design and Implementation (SIPS), Nov. 1997, pp. 9–23.
- R.B. Lee and A.M. Fiskiran, “Multimedia Instructions in Microprocessors for Native Signal Processing,” in Programmable Digital Signal Processors: Architecture, Programming, and Applications, Yu Hen Hu (ed.), Marcel Dekker, 2002, pp. 91–145.
- R.B. Lee, “Instruction Set Architecture for Multimedia Signal Processing,” in Computer Engineering Handbook, Vojin Oklobdzija (ed.), CRC Press, Jan. 2002, pp. 39–1 to 39–38.
- I. Elsen, F. Hartung, U. Horn, M. Kampmann, and L. Peters, “Streaming Technology in 3G Mobile Communication Systems,” IEEE Computer, vol. 34, no. 9, 2001, pp. 46–52.
- C. Basoglu, R. Gove, K. Kojima, and J. O’Donnell, “Single-Chip Processor For Media Applications: The MAP1000,” Int. Journal of Imaging Systems and Technology, vol. 10, no. 1, 1999, pp. 96–106.
- S. Rathnam and G. Slavenburg, “Processing the New World of Interactive Media,” IEEE Signal Processing Magazine, vol. 15, no. 2, 1998, pp. 108–117.
- R.B. Lee, A.M. Fiskiran, Z. Shi, and X. Yang, “Refining Instruction Set Architecture for High-Performance Multimedia Processing in Constrained Environments,” in Proc. Int. Conf. Application-Specific Systems, Architectures, and Processors (ASAP), July. 2002, pp. 253–264.
- R.B. Lee, et al., PLX Project at Princeton University, http://palms.ee.princeton.edu/plx.
- R.B. Lee, “Efficiency of MicroSIMD Architectures and Index-Mapped Data for Media Processors,” in Proc. Media Processors IS&T/SPIE Symp. Electric Imaging: Science and Technology, Jan. 1999, pp. 34–46.
- Z. Luo and R.B. Lee, “Cost-Effective Multiplication with Enhanced Adders for Multimedia Applications,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 1, 2000, pp. 651–654.
- R.B. Lee, “Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures,” in Proc. IEEE Int. Conf. Application-Specific Systems, Architectures, and Processors (ASAP), July. 2000, pp. 3–14.
- Y. Arai, T. Agui, and M. Nakajima, “A Fast DCT-SQ Scheme for Images,” Trans. IEICE, vol. E71, no. 11, 1988, pp. 1095–1097.
- V. Bhaskaran, K. Konstantinides, R.B. Lee, and J.P. Beck, “Algorithmic and Architectural Enhancements for Real-Time MPEG-1 Decoding on a General Purpose RISC Workstation,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 5, no. 5, 1995, pp. 380–386.
- IEC 14496-2, “Coding of Audio-Visual Objects: Visual, Final Draft International Standard ISO/IEC JTCI/SC29/WG11 N2502,” Oct. 1998.
- E.A. Edirisinghe, J. Jiang, and C. Grecos, “Object Boundary Padding Technique for Improving MPEG-4 Compression Efficiency,” IEEE Electronics Letters, vol. 35, no. 17, 1999, pp. 1453–1455.
- Y. Liang and B.A. Barsky, “An Analysis and Algorithm for Polygon Clipping,” Communications of the ACM, vol. 26, no. 11, 1983, pp. 868–877.
- J.C. Russ, The Image Processing Handbook, CRC Press, 2002.
- P. Kolte, R. Smith, and W. Su, “A Fast Median Filter Using AltiVec,” in Proc. Int. Conf. Computer Design (ICCD), Oct. 1999, pp. 384–391.
- C.W. Fraser and D. Hanson, A Retargetable C Compiler: Design and Implementation, Addison-Wesley, 1995.
- D. Burger and T.M. Austin, “The SimpleScalar Tool Set Version 2.0,” University of Wisconsin-Madison Computer Sciences Department Technical Reportn #1342, June. 1997.
- PLX: An Instruction Set Architecture and Testbed for Multimedia Information Processing
Journal of VLSI signal processing systems for signal, image and video technology
Volume 40, Issue 1 , pp 85-108
- Cover Date
- Print ISSN
- Online ISSN
- Kluwer Academic Publishers
- Additional Links
- instruction set architecture
- processor architecture
- media processing
- Industry Sectors