Article

Telecommunication Systems

, Volume 34, Issue 1, pp 37-49

Degree-sequenced matching algorithms for input-queued switches

  • Madhusudan HosaagraharaAffiliated withComputer Communications Laboratory, Department of Electrical and Computer Engineering, Drexel University Email author 
  • , Harish SethuAffiliated withComputer Communications Laboratory, Department of Electrical and Computer Engineering, Drexel University

Rent the article at a discount

Rent now

* Final gross prices may vary according to local VAT.

Get Access

Abstract

This paper presents a class of algorithms for scheduling packets in input-queued switches. As opposed to previously known algorithms that focus only on achieving high throughput, these algorithms seek to achieve low average delay without compromising the throughput achieved.

Packet scheduling in input-queued switches based on the virtual-output-queued architecture is a bipartite graph matching problem wherein ports are represented by vertices and the traffic flows by the edges. The set of matched edges determine the packets that are to be transferred from the input ports to the output ports. Current matching algorithms implicitly prioritize high-degree vertices, i.e., ports with a large number of flows, causing longer delays at ports with a smaller number of flows. Motivated by this observation, we present three matching algorithms based on explicitly prioritizing low-degree vertices and the edges through them. Using both real gateway traffic traces as well as synthetically generated traffic, we present simulation results showing that this class of algorithms achieves a low average delay as compared to other scheduling algorithms of equivalent complexity while still achieving similar throughput. We also show that these algorithms determine the maximum size matching in almost all cases.

Keywords

Input-queued switches Scheduling and matching algorithms