Abstract
This paper reports comparisons between RTW VCO and LC QVCO 12 GHz PLLs, designed in a 130 nm CMOS technology for satellite communication applications. The phase noise at 1 MHz offset from the carrier is −102 dBc/Hz for the RTW VCO PLL and −98 dBc/Hz for the LC QVCO PLL, and the power consumption is 39 and 17 mW, respectively.
Similar content being viewed by others
References
NXP. (2008). Integrated mixer oscillator PLL for satellite LNB. TFF1004HN/N1 Datasheet, Rev. 01.
Deng, Z., Chen, J., Tsai, J., & Niknejad, A. M. (2009). A CMOS ku-band single-conversion low-noise block front-end for satellite receivers. IEEE Radio Frequency Integrated Circuit Symposium (pp. 135–138).
Myiashita, K. (2010). A plastic packaged Ku-band LNB with very high susceptibility to supply PLL in 0.18 μm CMOS. IEEE Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2010 Topical Meeting on (pp. 188–191).
Ben Abdeljelil, F. Tatinian, W., Carpineto, L., & Jacquemod, G. (2009). Design of a CMOS 12 GHz rotary traveling wave oscillator with switched capacitor tuning. In Proceedings of IEEE Radio Frequency Integrated Circuits Symposium (RFIC). 7–9 June (pp. 579–582) Boston, MA.
Razavi, A., Lee, K., & Yan, R. (1995). Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron. IEEE Journal of Solid-State Circuits, 30(2), 101–111.
Quemada, C., Bistué, G., & Adin, I. (2009) Design methodology for RF CMOS phase locked loop. London: Artech House.
Dermit, D., Ducati, F., Balsamo, D., Lucchi, P., Borgarino, M., & Jacquemod, G. (2009) A 130 nm CMOS tunable digital frequency divide for dual-band microwave radiometer. ICECS 09 (pp. 203–206). Hammamet.
Singh, U., & Green, M. (2005). High-frequency CML clock dividers in 0.13-μm CMOS operating up to 38 GHz. IEEE Journal of Solid-State Circuits, 40(8), 1658–1660.
Hedayat, C., & Hachem, A. (1999). Modeling and characterization of the 3rd order charge-pump PLL: A fully event-driven approach. Analog Integrated Circuits and Signal Processing, 19, 25–45.
Le Grand de Mercey, G. (2003) A 18 GHz rotary travelling wave VCO in CMOS with I/Q outputs. ESSCIRC 03 (pp. 489–492). Lisboa.
Rofougaran, A., Rael, J., Rofougaran, M., & Abidi, A. (1996) A 900 MHz CMOS LC-oscillator with quadrature outputs. In Proceedings of International Solid-State Circuits Conference ISSCC 1996 (pp. 392–393). San Francisco, USA.
Levantino, S., Samori, C., Bonfanti, A., Gierkink, S. L. J., Lacaita, A. L., & Boccuzzi, V. (2002). Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion. IEEE Journal of Solid-State Circuits, 37(8), 1003–1011.
Hajimiri, A., & Lee, T. H. (1999). Design issues in CMOS differential LC oscillators. IEEE Journal of Solid-State Circuits, 34(5), 717–724.
Jacquemod, G., Geynet, L., Nicolle, B., de Foucauld, E., Tatinian, W., & Vincent, P. (2008). Design and modelling of a multistranded fractional PLL in CMOS/SOI technology. Microelectronics Journal, 39(9), 1130–1139.
Acknowledgments
The authors wish to thank the CIM-PACA design platform for its support. The circuits were fabricated through the CMP consortium with PACA region grants.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Jacquemod, G., Benabdeljelil, F., Tatinian, W. et al. Comparison between RTW VCO and LC QVCO 12 GHz PLLs. Analog Integr Circ Sig Process 73, 749–756 (2012). https://doi.org/10.1007/s10470-012-9885-9
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-012-9885-9