Skip to main content
Log in

Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

We present a compact and error tolerant implementation of reconfigurable threshold logic gates (TLG) based on nanoscale DG-MOSFET transistors. The use of independently driven double-gate (IDDG) MOSFETs to build a TLG leads not only to fine-grain reconfigurability by way of voltage-adjustable threshold level (T), but also allows one to vary input weights (w i ) or reduce number of inputs (x i ), depending on the design preferences. Operation of the proposed TLG circuits is verified using UFDG SPICE model, and design trade-offs in terms of size, functionality and performance are also indicated. We show that IDDG MOSFETs lead to more efficient and compact TLG circuits that have better design latitude and noise immunity than the conventional counterparts, while also improving the overall reconfigurability. When the back-gate dynamic threshold adjustment afforded by the ultra-thin (<10 nm) DG-MOSFETs on SOI substrates is properly understood and utilized, similar to the floating-gate logic architectures, it can be effectively harnessed to create reconfigurability beyond T and can simplify TLG circuit design.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4

Similar content being viewed by others

References

  1. Beckett, P. (2003). Exploiting multiple functionality for nano-scale reconfigurable systems. In Proceedings of GLSVLSI (pp. 50–55).

  2. Mathew, L., et al. (2004). CMOS vertical multiple independent gate field effect transistor (MIGFET). In Proceedings of IEEE SOI conference (pp. 187–189).

  3. Philip Wong, H.-S. (2001). Beyond the conventional MOSFET. In Proceedings of ESSDRC (p. 69).

  4. Beiu, V. (2003). VLSI implementations of threshold logic—a comprehensive survey. IEEE Transactions on Neural Networks, 14, 1217–1243.

    Article  Google Scholar 

  5. Kaya, S., Hamed, F. A., Ting, D. T., & Creech, G. (2007). Reconfigurable threshold logic gates with nanoscale DG-MOSFETs. Solid-State Electronics, 51, 1301–1307.

    Article  Google Scholar 

  6. Fossum, J. G., et al. (2004). A process/physics-based compact model for nonclassical CMOS device and circuit design. Solid-State Electronics, 48, 919–926.

    Article  Google Scholar 

  7. Ohlmiller, S., & Hudson, T. (2005). A novel circuit to implement linear threshold logic for digital computations. In Proceedings of MWSCAS (Vol. 2, pp. 1039–1042).

  8. Kotani, K. (1995). Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment. In Proceedings of international solid-state circuits conference (pp. 320–321, 388).

  9. Shibata, T., & Ohmi, T. (1993). Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation. IEEE Transactions on Electron Devices, 40, 570–576.

    Article  Google Scholar 

  10. Shibata, T., & Ohmi, T. (1993). Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications. IEEE Transactions on Electron Devices, 40, 974–979.

    Article  Google Scholar 

  11. Aoyama, K., et al. (2000). A threshold logic-based reconfigurable logic element with a new programming technology. In R. W. Hartenstein & H. Grünbacher (Eds.), FPL 2000. LNCS (Vol. 1896, pp. 665–674).

  12. Aunet, S., et al. (2008). Reconfigurable subthreshold CMOS perceptron. IEEE Transactions on Neural Networks, 19, 645–657.

    Article  Google Scholar 

  13. Aunet, S., Sæther, T., & Berg, Y. (2003). Real-time reconfigurable linear threshold elements implemented in floating-gate CMOS. IEEE Transactions on Neural Networks, 14, 1244–1256.

    Article  Google Scholar 

  14. Magen, N., et al. (2004). Interconnect power dissipation in a microprocessor. In System-level interconnect prediction (p. 212).

  15. Dadgour, H. F., & Banerjee, K. (2009). Hybrid NEMS-CMOS integrated circuits: A novel strategy for energy-efficient designs. IET Computers & Digital Techniques, 3, 593–608.

    Article  Google Scholar 

  16. ITRS 2009 Edition. http://www.itrs.net/Links/2009ITRS/Home2009.htm.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Savas Kaya.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kaya, S., Ting, D.T. & Hamed, H.F.A. Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs. Analog Integr Circ Sig Process 68, 101–109 (2011). https://doi.org/10.1007/s10470-010-9587-0

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-010-9587-0

Keywords

Navigation