QPACE: power-efficient parallel architecture based on IBM PowerXCell 8i
- First Online:
- Cite this article as:
- Baier, H., Boettiger, H., Drochner, M. et al. Comput Sci Res Dev (2010) 25: 149. doi:10.1007/s00450-010-0122-4
- 71 Views
QPACE is a novel massively parallel architecture optimized for lattice QCD simulations. Each node comprises an IBM PowerXCell 8i processor. The nodes are interconnected by a custom 3-dimensional torus network implemented on an FPGA. The architecture was systematically optimized with respect to power consumption. This put QPACE in the number one spot on the Green500 List published in November 2009. In this paper we give an overview of the architecture and highlight the steps taken to improve power efficiency.