, Volume 6, Issue 2, pp 217-232

Verification of the Futurebus+ cache coherence protocol

Rent the article at a discount

Rent now

* Final gross prices may vary according to local VAT.

Get Access


We used a hardware description language to construct a formal model of the cache coherence protocol described in the IEEE Futurebus+standard. By applying temporal logic model checking techniques, we found errors in the standard. The result of our project is a concise, comprehensible and unambiguous model of the protocol that should be useful both to the Futurebus+Working Group members, who are responsible for the protocol, and to actual designers of Futurebus+boards.