Skip to main content
SpringerLink
Log in

Power consumption benchmarking for reconfigurable platforms

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

Software defined radios (SDR) wideband mobile terminals must be capable of data processing while consuming low power and keeping the design and manufacturing costs as low as possible. SDR can combine high performance signal processing and flexibility, but power efficiency of SDR nodes is an issue that needs to be addressed. Analysis of power consumption for various target technologies is challenging, since each technology typically contains its own benchmarking tools and thus, results are not comparable. In this paper, we illustrate how the GroundHog2009 benchmark suite, designed to be platform independent, can be used to evaluate power dissipation of four modern FPGAs and one microcontroller. We also introduce a generic RTL library for the GroundHog2009 design cases and test bench infra-structure to make the toolset usage easy. In addition, we show that power can be saved by using clock management, available on one of the FGPA-boards. The power savings range from 38 to 1,150 %.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

References

  1. Abidi, A. (2007). The path to the software-defined radio receiver. IEEE Journal of Solid-State Circuits, 42(5), 954–966.

    Article  Google Scholar 

  2. Akabane, K., Shiba, H., Matsui, M., Umehira, M., Uehara, K.(2005). Performance evaluation of reconfigurable processor for SDR mobile terminals and SDR base station using autonomous adaptive control technology. ICICS (pp. 148–152).

  3. Jamieson, P., Becker, T., Luk, W., Cheung, P. Y. K., Rissa, T., Pitkänen, T. (2009). Benchmarking reconfigurable architectures in the mobile domain. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (pp. 131–138).

  4. Yang, S. (1991). Logic synthesis and optimization benchmarks user guide. (Version 3.0).

  5. Poon, K., Yan, A., Wilton, S. (2002). A flexible power model for FPGAs. Proceedings of International Conference on Field Programmable Logic and Applications, (pp. 312–321).

  6. Anderson, J., & Najm, F. (2004). Power estimation techniques for FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(10), 1015–1027.

    Article  Google Scholar 

  7. Tinmaung, K. O., Howland, D., Tessier, R. (2007). Power-aware FPGA logic synthesis using binary decision diagrams. FPGA, 148–155.

  8. OpenCore, project GroundHog2009. (2010). Accessed March 10, 2012, from http://opencores.org/project,groundhog2009_repository,downloads.

  9. Jamieson, P., Becker, T., Cheung, P. Y. K., Luk, W., Rissa, T., Pitkänen, T. (2010). Benchmarking and evaluating reconfigurable architectures in the mobile domain. ACM Transactions on Design Automation of Electronic Systems. doi:10.1145/1698759.1698764.

  10. Becker T., Jamieson, P., Luk, W., Cheung, P. Y. K., Rissa, T. (2010). Power characterization for fine-grain reconfigurable fabrics. International Journal of Reconfigurable Computing. doi:10.1155/2010/787405.

  11. Advanced Encryption Standard (AES). (2001). Federal information processing standards publication 197, November, 2001.

  12. Welch, T. A. (1984). A technique for high-performance data compression. IEEE Computer, 17(6), 8–19.

    Article  Google Scholar 

  13. Altera DE2. (2006). Development and education board user manual.

  14. SiliconBlue. iCE DiCE. (2009): iCE65L04 ultra low-power FPGA known good die.

  15. Actel. (2008). Igloo handbook.

  16. Lattice. (2011). Mach XO2: The do-it-All PLD for low density applications.

  17. Cypress. (2011). PSoC 3: CY8C38 family data sheet.

  18. National Instruments. (2010). PXI-1033 Chassis, Data sheet.

  19. National Instruments. (2010) PXI-4130 Power SMU, Data sheet.

  20. National Instruments, TB-2709 Sampling DAQ, Data sheet (2010).

Download references

Author information

Authors and Affiliations

  1. Tampere University of Technology, Tampere, Finland

    Teemu Pitkänen & Jarmo Takala

  2. Miami University, Oxford, OH, USA

    Peter Jamieson

  3. Imperial College London, London, UK

    Tobias Becker

  4. Nokia Devices R&D, Tampere, Finland

    Sami Moisio

Authors
  1. Teemu Pitkänen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Peter Jamieson
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Tobias Becker
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Sami Moisio
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Jarmo Takala
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Teemu Pitkänen.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Pitkänen, T., Jamieson, P., Becker, T. et al. Power consumption benchmarking for reconfigurable platforms. Analog Integr Circ Sig Process 73, 649–659 (2012). https://doi.org/10.1007/s10470-012-9950-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-012-9950-4

Keywords

Search

Navigation