Skip to main content

Integrated Circuit and System Design

Power and Timing Modeling, Optimization and Simulation; 14th International Workshop, PATMOS 2004, Santorini, Greece, September 15-17, 2004, Proceedings

  • Conference proceedings
  • © 2004

Overview

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 3254)

Included in the following conference series:

Conference proceedings info: PATMOS 2004.

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (92 papers)

  1. Keynote Speech

  2. Embedded Tutorials

  3. Session 1: Buses and Communication

  4. Session 2: Circuits and Devices (I)

  5. Session 3: Low Power (I)

Other volumes

  1. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

Keywords

About this book

WelcometotheproceedingsofPATMOS2004,thefourteenthinaseriesofint- national workshops. PATMOS 2004 was organized by the University of Patras with technical co-sponsorship from the IEEE Circuits and Systems Society. Over the years, the PATMOS meeting has evolved into an important - ropean event, where industry and academia meet to discuss power and timing aspects in modern integrated circuit and system design. PATMOS provides a forum for researchers to discuss and investigate the emerging challenges in - sign methodologies and tools required to develop the upcoming generations of integrated circuits and systems. We realized this vision this year by providing a technical program that contained state-of-the-art technical contributions, a keynote speech, three invited talks and two embedded tutorials. The technical program focused on timing, performance and power consumption, as well as architectural aspects, with particular emphasis on modelling, design, charac- rization, analysis and optimization in the nanometer era. This year a record 152 contributions were received to be considered for p- sible presentation at PATMOS. Despite the choice for an intense three-day m- ting, only 51 lecture papers and 34 poster papers could be accommodated in the single-track technical program. The Technical Program Committee, with the - sistance of additional expert reviewers, selected the 85 papers to be presented at PATMOS and organized them into 13 technical sessions. As was the case with the PATMOS workshops, the review process was anonymous, full papers were required, and several reviews were received per manuscript.

Editors and Affiliations

  • Politecnico di Torino, Torino, Italy

    Enrico Macii

  • Electrical and Computer Engineering Department, University of Patras, Greece

    Vassilis Paliouras

  • Department of Electrical and Computer Engineering, University of Patras, Patras, Greece

    Odysseas Koufopavlou

Bibliographic Information

Publish with us