Skip to main content
Log in

A Novel Memristor Model for the Nonlinear Memristor Devices

  • Regular Paper
  • Published:
Transactions on Electrical and Electronic Materials Aims and scope Submit manuscript

Abstract

The functional characteristics of the real memristor devices are modeled through various mathematical approaches with/without window functions. Nevertheless, these models do not provide accurate performance metrics compared to physical memristor devices. In the backdrop of these prevailing issues pertaining to the modeling of memristors, we propose here yet another memristor model namely “Three Dimensional Voltage Adaptive Memristor (3DVAM)”, which provides a versatile solution to the nonlinearity in the ionic drift as well as the adopted parameters being matched with the physical memristor device. The proposed 3DVAM model is found to retain the expected nonlinearity with kinetic dopants by exhibiting the Pinched Hysteresis Loop (PHL) for large applied voltage [± 3 V ≤ v ≤ ± 13 V] without using the window functions. Interestingly, the flexibility of our proposed memristor model is proven by its adaptability with respect to applied frequency response at the highest being 10 MHz (lowest being 0.01 Hz) and that facilitates to enhance the degree of nonlinearity in current–voltage characteristics by the modality of the incorporation of 3D geometrical as well as material parameters for the first time. Thus, the 3DVAM model facilitates flexibility in fitting into other memristor models; it is proven by its compatibility with well-adapted VTEAM as well as linear ion drift models. Finally, the model offers high chip density and performs the logic operation for the applied voltage (v), which is as low as ± 0.45 V as compared to its CMOS counterpart.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig.10
Fig. 11
Fig. 12
Fig. 13
Fig.14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21

Similar content being viewed by others

References

  1. L. Chua, Memristor - the missing circuit element. IEEE Trans. Circuit Theory 18, 507–519 (1971)

    Article  Google Scholar 

  2. D.B. Struko, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found. Nature 453, 80–83 (2008)

    Article  Google Scholar 

  3. B. Muthuswamy, Memristor based chaotic circuits. IETE Tech. Rev. 26, 1–16 (2009)

    Article  Google Scholar 

  4. T. Driscoll, J. Quinn, S. Klein, H.-T. Kim, B. Kim, Y.V. Pershin, M. Di Ventra, D. Basov, Memristive adaptive filters. Appl. Phys. Lett. 97, 093502 (2010). https://doi.org/10.1063/1.3485060

    Article  CAS  Google Scholar 

  5. Y. Babacan, F. Kaçar, Memristor emulator with spike-timing-dependent-plasticity. Int J Electron Commun 73, 16–22 (2017)

    Article  Google Scholar 

  6. C. Sánchez-López, M.A. Carrasco-Aguilar, C. Muñiz-Montero, A 16 Hz-160 kHz memristor emulator circuit. AEU - Int J Electron Commun 69, 1208–1219 (2015). https://doi.org/10.1016/j.aeue.2015.05.003

    Article  Google Scholar 

  7. C. Sánchez-López, A 860 kHz grounded memristor emulator circuit. Int. J. Electron. Commun. (AEÜ) 73, 3–33 (2017)

    Article  Google Scholar 

  8. A.G. Mosad, M.E. Fouda, M.A. Khatib, K.N. Salama, A.G. Radwan, Improved memristor-based relaxation oscillator. Microelectron. J. 44, 814–820 (2013). https://doi.org/10.1016/j.mejo.2013.04.005

    Article  Google Scholar 

  9. Q. Chen, X. Wang, H. Wan, R. Yang, A logic circuit design for perfecting memristor-based material implication. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 36(2), 279–284 (2016)

    Article  Google Scholar 

  10. V. Ravi, S.R.S. Prabaharan, Fault-tolerant adaptive write schemes for improving endurance and reliability of memristor memories. AEU-Int. J. Electron. Commun. 94, 392–406 (2018)

    Article  Google Scholar 

  11. J.J. Yang, M.D. Pickett, X. Li, D.R. Ohlberg Stewart, R.S. Williams, Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotechnol. 3(7), 429 (2008)

    Article  CAS  Google Scholar 

  12. M.D. Pickett, D.B. Strukov, J.L. Borghetti, J.J. Yang, G.S. Snider, D.R. Stewart, R.S. Williams, Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106(7), 074508 (2009)

    Article  Google Scholar 

  13. S. Kvatinsky, E.G. Friedman, A. Kolodny, U.C. Weiser, TEAM: threshold adaptive memristor model. IEEE Trans. Circuits Syst. I Regul. Pap. 60(1), 211–221 (2013)

    Article  Google Scholar 

  14. S. Kvatinsky, M. Ramadan, E.G. Friedman, A. Kolodny, VTEAM: A general model for voltage-controlled memristors. IEEE Trans. Circuits Syst. II Express Briefs 62(8), 786–790 (2015)

    Google Scholar 

  15. D. Biolek, V. Biolkova, Z. Kolka, Modified MIM model of titanium dioxide memristor for reliable simulations in SPICE. In Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2017 14th International Conference on 2017 (2017), pp. 1–4

  16. N. Wainstein, S. Kvatinsky, A lumped RF model for nanoscale memristive devices and non-volatile single-pole double-throw switches. IEEE Trans. Nanotechnol. 1–11 (2018)

  17. T.A. Anusudha, S.R.S. Prabaharan, A versatile window function for linear ion drift memristor model–A new approach. AEU-Int. J. Electron. Commun. 90, 130–139 (2018)

    Article  Google Scholar 

  18. S. Sahoo, P. Manoravi, S.R.S. Prabaharan, Titania based nano-ionic memristive crossbar arrays: fabrication and resistive switching characteristics. Nanosci. Nanotechnol.-Asia (2018)

Download references

Acknowledgements

The authors are indebted to the VIT management for extending the simulation facilities to carry out this research work.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to T. A. Anusudha.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Anusudha, T.A. A Novel Memristor Model for the Nonlinear Memristor Devices. Trans. Electr. Electron. Mater. 24, 91–101 (2023). https://doi.org/10.1007/s42341-022-00424-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s42341-022-00424-6

Keywords

Navigation