Skip to main content

Advertisement

SpringerLink
Log in

Design energy efficient shared distributed memory management system on SoC’s to improve memory performance

  • Original Article
  • Published:
Applied Nanoscience Aims and scope Submit manuscript

Abstract

System-on-Chip (SoC) design is becoming increasingly complex as a result of trends such as miniaturisation and data-intensive applications, and it is becoming increasingly difficult to manage without the use of automated design methods. Prior work proposed a novel technique called optimal energy efficient load aware memory management, which concentrated on the amount of extra storage after mapping using a task monitoring algorithm and reduced the amount of energy consumed. Every shared distributed memory algorithm that has been proposed has been influenced by embedded system synthesis theory. The following are the contributions made by this work to the fields of SoC design in general and on-chip memory optimization in particular. This paper proposes a complete workflow to improve memory subsystems in an application-specific way when the system was designed. In general, the proposed memory optimization methods generate good results in Xilinx's 14.2 integrated simulation environment, when integrated into the complete simulation, optimization, and code generation flow.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

References

  • Ahmed MR, Zheng H, Mukherjee P, Ketkar MC, Yang J (2021) Mining message flows from system-on-chip execution traces. In: 2021 22nd international symposium on quality electronic design (ISQED), pp 374–380. https://doi.org/10.1109/ISQED51717.2021.9424306

  • Ahn S, Kim J, Kang S (2018) Poster: a novel shared memory framework for distributed deep learning in high-performance computing architecture. In: 2018 IEEE/ACM 40th international conference on software engineering: companion (ICSE-companion), pp 191–192

  • Clemente JA, Ramo EP, Resano J, Mozos D, Catthoor F (2014) Configuration mapping algorithms to reduce energy and time reconfiguration overheads in reconfigurable systems. IEEE Trans Very Large Scale Integr Syst 22(6):1248–1261

    Article  Google Scholar 

  • Clemente JA, Gran R, Chocano A, del Prado C, Resano J (2016) Hardware architectural support for caching partitioned reconfigurations in reconfigurable systems. IEEE Trans Very Large Scale Integr Syst 24(2):530–543

    Article  Google Scholar 

  • Ding Z (2018) vDSM: distributed shared memory in virtualized environments. In: 2018 IEEE 9th international conference on software engineering and service science (ICSESS), pp 1112–1115. https://doi.org/10.1109/ICSESS.2018.8663720

  • Diep T-D, Furlinger K (2021) Nonblocking data structures for distributed-memory machines: stacks as an example. In: 29th Euromicro international conference on parallel, distributed and network-based processing (PDP), pp 9–17, https://doi.org/10.1109/PDP52278.2021.00012

  • Endo W, Sato S, Taura K (2020) MENPS: a decentralized distributed shared memory exploiting RDMA. IPDRM 2020:9–16. https://doi.org/10.1109/IPDRM51949.2020.00006

    Article  Google Scholar 

  • Enemali G, Adetomi A, Arslan T (2017) FAReP: fragmentationaware replacement policy for task reuse on reconfigurable FPGAs. In: IEEE international parallel and distributed processing symposium workshops (IPDPSW), pp 202–206

  • Fan H et al (2019) High-precision adaptive slope compensation circuit for system-on-chip power management. In: 2019 IEEE 38th international performance computing and communications conference (IPCCC), pp 1–2

  • Frolova PI, Chochaev RZh, Ivanova GA, Gavrilov SV (2020) Delay matrix based timing-driven placement for reconfigurable systems-on-chip. EIConRus 2020:1799–1803. https://doi.org/10.1109/EIConRus49466.2020.9039108

    Article  Google Scholar 

  • Kulkarni N, Yang J, Seo J, Vrudhula S (2016) Reducing power, leakage, and area of standard-cell ASICs using threshold logic flip-flops. IEEE Trans Very Large Scale Integr Syst 24(9):2873–2886

    Article  Google Scholar 

  • Lapshev S, Hasan S (2016) New low glitch and low power DET flip-flops using multiple C-elements. IEEE Trans Circ Syst I Regul Pap 63(10):1673–1681

    Article  Google Scholar 

  • Li Y, Wang H, Liu R, Chen L, Nofal I, Chen Q, He A, Guo G, Baeg S, Wen S, Wong R, Wu Q, Chen M (2016) A 65 nm temporally hardened flip-flop circuit. IEEE Trans Nucl Sci 63(6):2934–2940

    Article  Google Scholar 

  • Rumyantsev A, Krupkina T, Losev V, Maksimov A (2020) Development of a measurement system-on-chip and simulation on FPGA. EIConRus 2020:1851–1854. https://doi.org/10.1109/EIConRus49466.2020.9039249

    Article  Google Scholar 

  • Shan L, Sun H (2021) Distributed collaborative simulation middleware based on reflective memory network. In: 2021 IEEE 24th international conference on computer supported cooperative work in design (CSCWD), pp 274–279, https://doi.org/10.1109/CSCWD49262.2021.9437793.

  • Strobel M, Radetzki M (2019) Design-time memory subsystem optimization for low power multi-core embedded systems. In: 2019 IEEE 13th international symposium on embedded multicore/many-core systems-on-chip (MCSoC), pp 347–353. https://doi.org/10.1109/MCSoC.2019.00056.

  • Tasoulas Z, Anagnostopoulos I, Papadopoulos L, Soudris D (2019) A message-passing microcoded synchronization for distributed shared memory architectures. IEEE Trans Comput Aided Des Integr Circ Syst 38(5):975–979. https://doi.org/10.1109/TCAD.2018.2834423

    Article  Google Scholar 

  • Xu P et al. (2017) The research of distributed shared memory technology in power system. In: 2017 IEEE 2nd information technology, networking, electronic and automation control conference (ITNEC), pp 1309–1313. https://doi.org/10.1109/ITNEC.2017.8285008

  • Yang P, Wang Q, Huang X, Mi X (2018) Work in progress: an confidentiality and integrity scheme for the distributed shared memory of embedded multi-core system. In: 2018 international conference on compilers, architectures and synthesis for embedded systems (CASES), pp 1–2. https://doi.org/10.1109/CASES.2018.8516886

  • Yang Z, Zhang A, Mo Z (2021) Psm Arena: partitioned shared memory for NUMA-awareness in multithreaded scientific applications. Tsinghua Sci Technol 26(3):287–295. https://doi.org/10.26599/TST.2019.9010036

    Article  CAS  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Sathyabama Institute of Science and Technology, Chennai, India

    K. Siva Sundari & R. Narmadha

Authors
  1. K. Siva Sundari
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Narmadha
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to K. Siva Sundari.

Ethics declarations

Conflict of interest

The authors declare no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sundari, K.S., Narmadha, R. Design energy efficient shared distributed memory management system on SoC’s to improve memory performance. Appl Nanosci 13, 1691–1701 (2023). https://doi.org/10.1007/s13204-021-02114-w

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s13204-021-02114-w

Keywords

Search

Navigation