Skip to main content
Log in

Exploring approximations in 4- and 8- point DTT hardware architectures for low-power image compression

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

Due to the intensive use of discrete transforms in picture coding, the search for fast and power-efficient approaches for their hardware implementation gains importance. The Discrete Tchebichef Transform (DTT) represents a discrete class of the Chebyshev orthogonal polynomials, and it is an alternative for the Discrete Cosine Transform, commonly used in picture coding. High energy compaction and decorrelation are the main properties of the DTT. The state-of-the-art approximate DTT matrix is composed of 0, 1, − 1, 2, and − 2 coefficient values. In this work, we propose a new approximation for both the 4-point and 8-point integer DTT with better quality and power-efficiency. We explore the effects of coefficient truncation, whose values are 1/16, − 1/16, 1/8, − 1/8, 1/4, and − 1/4. Considering operations with integers, the smaller values of coefficients causes truncation in the internal transform calculations and leads to smaller values for the non-diagonal residues, which reduces the non-orthogonality. We have also selectively pruned the rows of the state-of-the-art approximate DTT matrix. The results show that the proposed pruned approximate DTT hardwired solutions increases the maximum frequency up to 5%, minimizes circuit area by over 30%, with savings of up to 32.4% in power dissipation with a higher compression ratio and fewer quality losses in the compressed image, when compared with state-of-the-art approximate DTT hardware designs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. ITU-T. (1992). Digital compression and coding of continuous-tone still images. In International Telecommunication Union Recomendation T.81.

  2. ITU-T. (2013). High efficiency video coding. In International Telecommunication Union Recommendation H.265.

  3. ITU-T. (2011). Advanced Video Coding for generic audiovisual services. In International Telecommunication Union Recommendation H.264

  4. AVS and AVS-2 video encoders. (2017). http://www.avs.org.cn/english/. Accessed 13 September 2017.

  5. Gao, W., & Ma, S. (2015). Advanced video coding systems. Berlin: Springer.

    Google Scholar 

  6. Silveira, B., Paim, G., Abreu, B., Grellert, M., Diniz, C. M., da Costa, E. A. C., et al. (2017). Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design. IEEE Transactions on Circuits and Systems I: Regular Papers, PP, 1–12.

    Google Scholar 

  7. Sanchez, G., Corrêa, M., Noble, D., Porto, M., Bampi, S., & Agostini, L. (2012). Hardware design focusing in the tradeoff cost versus quality for the H.264/AVC fractional motion estimation targeting high definition videos. In Analog integrated circuits and signal processing (Vol. 73, pp. 931–944).

    Article  Google Scholar 

  8. Correa, G., Assuncao, P., Agostini, L., & da Silva Cruz, L. A. (2016). Fast coding tree structure decision for hevc based on classification trees. Analog Integrated Circuits and Signal Processing, 87, 129–139.

    Article  Google Scholar 

  9. Diniz, C. M., Fonseca, M. B., da Costa, E. A. C., & Bampi, S. (2016). Evaluating the use of adder compressors for power-efficient hevc interpolation filter architecture. Analog Integrated Circuits and Signal Processing, 89, 111–120.

    Article  Google Scholar 

  10. Sanchez, G., Zatt, B., Porto, M., & Agostini, L. (2015). Hardware-friendly hevc motion estimation: New algorithms and efficient vlsi designs targeting high definition videos. Analog Integrated Circuits and Signal Processing, 82, 135–146.

    Article  Google Scholar 

  11. Nakagaki, K., & Mukundan, R. (2007). A fast 4 × 4 forward discrete Tchebichef transform algorithm. IEEE Signal Processing Letters, 14, 684–687.

    Article  Google Scholar 

  12. Ishwar, S., Meher, P. K., & Swamy, M. N. S. (2008). Discrete Tchebichef transform-a fast 4 × 4 algorithm and its application in image/video compression. In IEEE international symposium on circuits and systems. ISCAS 2008. (pp. 260–263).

  13. Rahmalan, H., Abu, N. A., & Wong, S. L. (2010). Using tchebichef moment for fast and efficient image compression. Pattern Recognition and Image Analysis, 20, 505–512.

    Article  Google Scholar 

  14. Prattipati, S., Ishwar, S., Swamy, M. N. S., & Meher, P. K. (2013). A fast 8 × 8 integer Tchebichef transform and comparison with integer cosine transform for image compression. In 2013 IEEE 56th international midwest symposium on circuits and systems (MWSCAS) (pp. 1294–1297).

  15. Oliveira, P. A., Cintra, R. J., Bayer, F. M., Kulasekera, S., & Madanayake, A. (2015). A discrete tchebichef transform approximation for image and video coding. IEEE Signal Processing Letters, 22, 1137–1141.

    Article  Google Scholar 

  16. Oliveira, P., Cintra, R., Bayer, F. M., Kulasekera, S., & Madanayake, A. (2017). Low-complexity image and video coding based on an approximate discrete Tchebichef transform. IEEE Transactions on Circuits and Systems for Video Technology, PP, 1–1.

    Google Scholar 

  17. Senapati, U. C. P. R. K., & Mahapatra, K. K. (2014). Reduced memory, low complexity embedded image compression algorithm using hierarchical listless discrete Tchebichef transform. IET Image Processing, 8, 213–238.

    Article  Google Scholar 

  18. Zhang, L., & Li, H. (2012). SR-SIM: A fast and high performance IQA index based on spectral residual. In 2012 19th IEEE international conference on image processing (pp. 1473–1476).

  19. Wang, Z., Bovik, A. C., Sheikh, H. R., & Simoncelli, E. P. (2004). Image quality assessment: From error visibility to structural similarity. IEEE Transactions on Image Processing, 13, 600–612.

    Article  Google Scholar 

  20. Mathworks matlab. https://www.mathworks.com/. Accessed 13 September 2017.

  21. Cadence eda tools. http://www.cadence.com. Accessed 13 September 2017.

  22. ST Microelectronics. (2017). http://www.st.com/. Accessed 13 September 2017.

Download references

Acknowledgment

The authors would like to thank CNPq, CAPES and FAPERGS Brazilian funding agencies for financial support to their research.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Guilherme Paim.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Paim, G., Santana, G.M., Rocha, L.M.G. et al. Exploring approximations in 4- and 8- point DTT hardware architectures for low-power image compression. Analog Integr Circ Sig Process 97, 503–514 (2018). https://doi.org/10.1007/s10470-018-1343-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1343-x

Keywords

Navigation