Skip to main content

Advertisement

Log in

Minimum energy point tracking based on adaptive voltage scaling circuit

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

In order to realize the low-voltage and low-power dissipation designing of digital circuits, minimum energy point tracking (MEPT) based on adaptive voltage scaling (AVS) circuit is proposed in this paper. With process, voltage and temperature and frequency variance, the supply voltage of digital circuits is decreased dramatically by AVS, and equals to minimum voltage point (MVP), and advantageously in reducing dynamic energy consumption. Based on the MVP, in order to effectively decrease energy consumption of digital circuits, minimum energy point (MEP) of digital circuits is searched via comparing energy dissipation under different supply voltage by MEPT. Therefore, the supply voltage and energy consumption of digital circuits are decreased dramatically by the proposed novel circuit. The proposed circuit has been implemented and fabricated in a standard 0.18 μm CMOS process. The experimental results show that, when operating frequency of load keeps 1.319 MHz, the MVP and MEP of load are 425 and 450 mV, respectively. For operation frequency 5.334 MHz, the MEP changes from 625 to 550 mV with the degree of activity of load difference. Comparing with the traditional fixed voltage circuits, the maximum saving 91% of dynamic energy is realized by the proposed circuit.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Sinha, A., & Chandrakasan, A. (2001). Dynamic power management in wireless senor networks. IEEE Design and Test of Computers, 18(2), 62–74.

    Article  Google Scholar 

  2. William, L. Y., Patounakis, G., Jose, A., et al. (2003). Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications. In Ninth international symposium on asynchronous circuits and systems, 2003. Proceedings (pp. 216–225).

  3. Dini, M., Romani, A., Filippi, M., et al. (2016). A nanocurrent power management IC for low-voltage energy harvesting sources. IEEE Transactions on Power Electronics, 31(6), 4292–4304.

    Article  Google Scholar 

  4. Yikun. M., Ping. L., & Shaowei. Z. (2012). A flexible pulse skip modulation buck DC–DC converter enabling minimum energy point tracking. In IEEE 11th international conference on solid-state and integrated circuit technology (ICSICT) (pp. 1–3).

  5. Burd, T., Pering, T., Stratakos, A., et al. (2000). A dynamic voltage scaled microprocessor system. IEEE Journal of Solid-State Circuits, 35(11), 1571–1580.

    Article  Google Scholar 

  6. Chan, T. B., Chan, W. T. J., & Kahng, A. B. (2014). On aging-aware signoff for circuits with adaptive voltage scaling. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(10), 2920–2930.

    Article  Google Scholar 

  7. Cho, M., et al. (2016). Post-silicon voltage-guard-band reduction in a 22 nm graphics execution core using adaptive voltage scaling and dynamic power gating. IEEE International Solid-State Circuits Conference (ISSCC), 2016, 152–153.

    Google Scholar 

  8. Ikenaga, Y., et al. (2012). A 27% active-power-reduced 40-nm CMOS multimedia SoC with adaptive voltage scaling using distributed universal delay lines. IEEE Journal of Solid-State Circuits, 47(4), 832–840.

    Article  Google Scholar 

  9. Shaowei, Z., Ping, L., & Bo, Z. (2014). Design of highly integrated power management unit with dual DVS-enabled regulators. Analog Integrated Circuits and Signal Processing, 80(2), 209–220.

    Article  Google Scholar 

  10. Kuroda, T., et al. (1998). Variable supply-voltage scheme for low-power high-speed CMOS digital design. IEEE Journal of Solid-State Circuits, 33(3), 454–462.

    Article  MathSciNet  Google Scholar 

  11. Jin, M., Fu, X., & McDonald, G. (2012). On-chip PVT compensation technology for adaptive voltage scaling control in computer power management application. In 2012 18th International conference on automation and computing (ICAC) (pp. 1–5).

  12. Kapat, S., Banerjee, S., & Patra, A. (2010). Discontinuous map analysis of a DC–DC converter governed by pulse skipping modulation. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(7), 1793–1801.

    Article  MathSciNet  Google Scholar 

  13. Liou, W. R., Yeh, M. L., & Kou, Y. L. (2008). A high efficiency Dual-Mode buck converter IC for portable applications. IEEE Transactions on Power Electronics, 23(2), 667–677.

    Article  Google Scholar 

  14. Ping, L., Zhaoji, L., & Bo, Z. (2006). A novel improved PSM model in DCDC converter based on energy balance. In Power electronics specialists conference, 2006. PESC’ 06. 37th IEEE (pp. 1–4).

  15. Kapat, S., Mandi, B. C., & Patra, A. (2016). Voltage-mode digital pulse skipping control of a DC–DC converter with stable periodic behavior and improved light-load efficiency. IEEE Transactions on Power Electronics, 31(4), 3372–3379.

    Article  Google Scholar 

  16. Elgebaly, M., & Sachdev, M. (2007). Variation-aware adaptive voltage scaling systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(5), 560–571.

    Article  Google Scholar 

  17. Gu-Yeon, W., & Horowitz, M. (1999). A fully digital, energy-efficient, adaptive power supply regulator. IEEE Journal of Solid-State Circuits, 34(4), 520–528.

    Article  Google Scholar 

  18. Calhoun, B. H., Wang, A., & Chandrakasan, A. (2005). Model and sizing for minimum energy operation in subthreshold circuits. IEEE Journal of Solid-State Circuits, 40(9), 1778–1786.

    Article  Google Scholar 

  19. Wang, A., & Chandrakasan, A. (2005). A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits, 40(1), 310–319.

    Article  Google Scholar 

  20. Ramadass, Y. K., & Chandrakasan, A. (2008). Minimum energy tracking loop with embedded DC–DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS. IEEE Journal of Solid-State Circuits, 43(1), 256–265.

    Article  Google Scholar 

  21. Ping, L., Xiang, G., Ye, Z., et al. (2012). Minimum energy point tracking circuit based on PSM for digital loads. In IEEE 11th international conference on solid-state and integrated circuit technology (ICSICT) (pp. 1–3).

  22. Dongjun, W., Ping, L., Shaowei, Z., et al. (2015). An adaptive voltage scaling DC-DC converter based on embedded pulse skip modulation. Analog Integrated Circuits and Signal Processing, 84(3), 445–453.

    Article  Google Scholar 

  23. Dongjun, W., Ping, L., Jianluo, C., et al. (2014). An adaptive voltage scaling DC–DC converter with embedded minimum energy point tracking. In IEEE 11th international conference on solid-state and integrated circuit technology (ICSICT) (pp. 1–3).

  24. Hangbiao, L., et al. (2014). Adaptive duty ratio modulation technique in switching DC-DC converter operating in discontinuous conduction mode. Analog Integrated Circuits and Signal Processing, 78(2), 361–371.

    Article  Google Scholar 

  25. Dongjun, W., Ping, L., Qing, H., et al. (2015). An pulse skipping modulation with adaptive duty ratio in buck converter application. IEICE Electronics Express, 12(17), 20150548. doi:10.1587/elex.12.20150548.

    Article  Google Scholar 

  26. Quanmin, N., Bo, Z., Xin, M., et al. (2007). Study on periodic behavior of PSM DC/DC converters based on energy balance. In International of conference on communications, circuits and systems (ICCCA) (pp. 1235–1239).

  27. Telefus, M., Shteynberg, A., Ferdowsi, M., et al. (2004). Pulse train control technique for flyback converter. IEEE Transaction on Power Electronics, 19(3), 757–764.

    Article  Google Scholar 

Download references

Acknowledgements

This work was supported in part by the National Natural Science Foundation of China, under Grant 61274027, in part by National Natural Science Foundation of China, under Grant 61404025.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ping Luo.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wang, D., Luo, P., Bao, Y. et al. Minimum energy point tracking based on adaptive voltage scaling circuit. Analog Integr Circ Sig Process 92, 281–291 (2017). https://doi.org/10.1007/s10470-017-0986-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-017-0986-3

Keywords

Navigation