Abstract
A procedure to optimize the design of an RF detector is presented. The optimization enables to minimize the minimum detectable signal (MDS), which is beneficial for maximizing the dynamic range, as it is often desired. The optimization also enables to minimize the bias current consumption. The detector architecture is based on a half-wave MOSFET rectifier and is suitable to implement highly linear envelope detectors. The optimization uses a model based on transistor characteristics extracted from simulations. The model was validated by comparing the predicted MDS to measurements performed at 2 GHz to an RF detector on a 90 nm CMOS process.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Zhou, Y., & Chia, M. Y. (2008). A low-power ultra-wideband CMOS true RMS power detector. IEEE Transactions on Microwave Theory and Techniques, 56(5), 1052–1058.
Nakamoto, H., Kudo, M., Niratsuka, K., Mori, T., Yamaura, S. (2012) A real-time temperature-compensated CMOS RF on-chip power detector with high linearity for wireless applications. Proceedings 38th European Solid-State Circuits Conference, pp. 349–352.
Muijs, E., Silva, P., van Staveren, A., Serdijn, W. (2013) A 39 dB DR CMOS log-amp RF power detector with 1.1 dB temperature drift from −40 to 85 °C. In Proceedings 39th European Solid-State Circuits Conference, pp. 287–290.
Kim, K., & Kwon, Y. (2013). A broadband logarithmic power detector in 0.13-m CMOS. IEEE Microwave and Wireless Components Letters, 23(9), 498–500.
Barragán, M., Fiorelli, R., Leger, G., Rueda, A., & Huertas, J. (2011). Alternate test of LNAs through ensemble learning of on-chip digital envelope signatures. Journal of Electronic Testing, 27, 277–288.
Cha, J., Woo, W., Cho, C., Park, Y., Lee, C. H., Kim, H., Laskar, J. (2009) A highly-linear radio-frequency envelope detector for multi-standard operation. In IEEE Radio Frequency Integrated Circuits Symposium, RFIC, pp. 149–152.
Huang, Y. C., Hsieh, H. H., & Lu, L. H. (2008). A build-in self-test technique for RF low-noise amplifiers. IEEE Transactions on Microwave Theory and Techniques, 56(5), 1035–1042.
Townsend, K., & Haslett, J. (2009). A wideband power detection system optimized for the UWB spectrum. IEEE Journal of Solid-State Circuits, 44(2), 371–381.
Wu, J. W., Hsu, K. C., Lai, W. J., To, C. H., Chen, S. W., Tang, C. W., et al. (2011). IEEE MTT-S International Microwave Symposium Digest, 1–4.
Fiorelli, R., Silveira, F., & Peralias, E. (2014). MOST moderate-weak-inversion region as the optimum design zone for CMOS 2.4-GHz CS-LNAs. IEEE Transactions on Microwave Theory and Techniques, 62(3), 556–566.
Tsividis, Y., & McAndrew, C. (2011). Oxford series in electrical and computer engineering. Operation and modeling of the MOS transistor. Oxford: Oxford University Press.
Barabino, N., & Silveira, F. (2015). Digitally assisted CMOS RF detectors with self-calibration for variability compensation. IEEE Transactions on Microwave Theory and Techniques, 63(5), 1676–1682.
Acknowledgments
MOSIS MEP program contributed with the fabrication. Supported by ANII (BE-POS-2010-2442) and CSIC (UdelaR).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Barabino, N., Silveira, F. Design optimization of a CMOS RF detector. Analog Integr Circ Sig Process 89, 575–583 (2016). https://doi.org/10.1007/s10470-016-0833-y
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-016-0833-y