Abstract
In this paper a slew rate enhancement method using some extra paths in recycling folded cascode (RFC) amplifier is presented. The added transistors are in cut-off region in the small-signal operation and will be automatically turned on during slewing phase. Therefore, negative and positive slew rates are improved without increasing power dissipation in the small-signal operation. Simulation results in 90 nm CMOS technology show a 2.4 times enhancement in the average slew rate and a 69 % reduction in the settling time without affecting the gain bandwidth and power dissipation compared to the conventional RFC structure.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Assaad, R., & Silva-Martinez, J. (2007). Enhancing general performance of folded cascode amplifier by recycling current. Electronics Letters, 43, 1243–1244.
Akbari, M., & Hashemipour, O. (2015). Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction. Analog Integrated Circuits and Signal Processing, 83, 343–352.
Li, Y. L., Han, K. F., Tan, X., Yan, N., & Min, H. (2010). Transconductance enhancement method for operational transconductance amplifiers. Electronics Letters, 46, 1321–1323.
Akbari, M., Biabanifard, S., Asadi, S., & Yagoub, M. E. (2015). High performance folded cascode OTA using positive feedback and recycling structure. Analog Integrated Circuits and Signal Processing, 82, 217–227.
Yavari, M. (2010). Single-stage class AB operational amplifier for SC circuits. Electronics Letters, 46, 977–979.
Akbari, M. (2015). Single-stage fully recycling folded cascode OTA for switched-capacitor circuits. Electronics Letters, 51, 977–979.
Akbari, M., Javid, A., & Hashemipour, O. (2014). A high input dynamic range, low voltage cascode current mirror and enhanced phase-margin folded cascode amplifier. In 22nd Iranian Conference on Electrical Engineering (ICEE), 2014 (pp. 77–81).
Torfifard, J., & Aain, A. K. B. (2013). A power-efficient CMOS adaptive biasing operational transconductance amplifier. ETRI Journal, 35, 226–233.
Hosseinipouya, S. J., & Dastadast, F. (2015). Design of a new low power fully differential amplifier with settling time enhancement characteristics. Journal of Circuits, Systems and Computers, 24, 1550078.
Sakurai, S., Zarabadi, S. R., & Ismail, M. (1990). Folded-cascode CMOS operational amplifier with slew rate enhancement circuit. In IEEE International Symposium on Circuits and Systems, 1990 (Vol. 4, pp. 3205–3208).
Baswa, S., Lopez-Martin, A. J., Ramirez-Angulo, J., & Carvajal, R. G. (2004). Low-voltage micropower super class AB CMOS OTA. Electronics Letters, 40, 216–217.
Rezaei, M., Zhian-Tabasy, E., & Ashtiani, S. J. (2008). Slew rate enhancement method for folded-cascode amplifiers. Electronics Letters, 44, 1226–1228.
Akbari, M., Nazari, M., Sharifi, L., & Hashemipour, O. (2015). Improving power efficiency of a two-stage operational amplifier for biomedical applications. Analog Integrated Circuits and Signal Processing, 84, 173–183.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Akbari, M., Hassanzadeh, A. & Hashemipour, O. Slew rate boosting technique for an upgraded transconductance amplifier. Analog Integr Circ Sig Process 88, 57–63 (2016). https://doi.org/10.1007/s10470-016-0745-x
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-016-0745-x