Skip to main content

Implementation of Central Pattern Generator in an FPGA-Based Embedded System

  • Conference paper
Book cover Artificial Neural Networks - ICANN 2008 (ICANN 2008)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5164))

Included in the following conference series:

Abstract

This paper proposes an embedded system on a chip to generate locomotion patterns of periodic rhythmic movements inspired by biological neural networks called Central Pattern Generators (CPGs) found in animal nervous system. The proposed system contains a custom digital module, attached to an embedded processor, that mimics the functionality and organization of the fundamental Amari-Hopfield CPG. In order to reduce the CPG hardware integration complexity as well as to provide flexibility, an embedded linux operating system running on a processor is used to deal with the CPG interfacing in a high level transparent way for application development. The system is implemented on a Field Programmable Gate Array (FPGA) device providing a compact, flexible and expandable solution for generating periodic rhythmic patterns in robot control applications. Results show that the obtained waveforms from the FPGA implementation agree with software simulations and preserve the easiness of CPG parameter setting for adaptive behavior.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 139.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Nakada, K., Asai, T., Amemiya, Y.: An analog cmos central pattern generator for interlimb coordination in quadruped locomotion. IEEE Transaction on Neural Networks 14(5), 1356–1365 (2003)

    Article  Google Scholar 

  2. Kier, R., James, J.C., Beer, R.D., Harrison, R.R.: Design and implementation of multipattern generators in analog vlsi. IEEE Transactions on Neural Networks 17(4), 1025–1038 (2006)

    Article  Google Scholar 

  3. Still, S., Hepp, K., Douglas, R.J.: Neuromorphic walking gait control. IEEE Transactions on Neural Networks 17(2), 496–508 (2006)

    Article  Google Scholar 

  4. DeHon, A.: The density advantage of configurable computing. IEEE Computer 33(2), 41–49 (2000)

    Google Scholar 

  5. Dan, H.: Digital VLSI Neural Networks. In: The Handbook of Brain Theory and Neural Networks, 2nd edn. (2002)

    Google Scholar 

  6. Girau, B., Torres-Huitzil, C.: Massively distributed digital implementation of an integrate-and.fire legion network for visual scene segmentation. Neurocomputing 50, 1186–1197 (2007)

    Article  Google Scholar 

  7. Vassiliadis, S., Zhang, M., Delgado-Frias, J.: Elementary function generators for neural network emulators. IEEE Transactions on Neural Networks 11(6), 1438–1449 (2000)

    Article  Google Scholar 

  8. Torres-Huitzil, C., Girau, B., Gauffriau, A.: Hardware/software co-design for embedded implementation of neural networks. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol. 4419, pp. 167–178. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  9. Lee, G., Milne, G.: Programming paradigms for reconfigurable computing. Microprocessors and Microsystems 29, 435–450 (2005)

    Article  Google Scholar 

  10. Inc., X.: Microblaze Processor Reference Guide. Version 8.0 (2007)

    Google Scholar 

  11. Rahavan, P., Lad, A., Neelakandan, S.: Embedded Linux System Design and Development. Averback Ed. (2005)

    Google Scholar 

  12. Muthuswany, B.: Implementing central pattern generators for bipedal walkers usisng cellular neural networks. Master’s thesis, Electrical Engineering, and University of California, Berkeley (2005)

    Google Scholar 

  13. Torres-Huitzil, C.: A bit-stream pulse-based digital neuron model for neural networks. In: King, I., Wang, J., Chan, L.-W., Wang, D. (eds.) ICONIP 2006. LNCS, vol. 4234, pp. 1150–1159. Springer, Heidelberg (2006)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Véra Kůrková Roman Neruda Jan Koutník

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Torres-Huitzil, C., Girau, B. (2008). Implementation of Central Pattern Generator in an FPGA-Based Embedded System. In: Kůrková, V., Neruda, R., Koutník, J. (eds) Artificial Neural Networks - ICANN 2008. ICANN 2008. Lecture Notes in Computer Science, vol 5164. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-87559-8_19

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-87559-8_19

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-87558-1

  • Online ISBN: 978-3-540-87559-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics